From patchwork Tue Feb 27 14:38:21 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Alex_Benn=C3=A9e?= X-Patchwork-Id: 129800 Delivered-To: patch@linaro.org Received: by 10.46.66.2 with SMTP id p2csp1469383lja; Tue, 27 Feb 2018 06:42:12 -0800 (PST) X-Google-Smtp-Source: AG47ELsh64J/7OFiDs26o/98kuBcrE1Z9ar+vVQS/BhJ7rQPv/XbgXxZnAA/1lNu1b2zul7lFihs X-Received: by 2002:a25:be8c:: with SMTP id i12-v6mr843234ybk.185.1519742531964; Tue, 27 Feb 2018 06:42:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519742531; cv=none; d=google.com; s=arc-20160816; b=HUDEvN3JLXdZzDeLW5VMQtCB2WoLWVfu3N7EtChYBNV7ATja16ARlzilRRv80qCvAW y1PvBRKChb7H/KPiDTNUDsLl5cNmmye1/Cx+yb4ZjtxyY04gjjEnMfnlQ+ptFAusPzv0 PFYEBEcs+Sla8y1fR9lQcRgErD30OCxCsdMddgcxrbwXRbu2eltmUyhUpvW4mvA/1SuF rM/f+x5sWt38C540fml3l4qJlPqtVCCekvcQ/RiOcvat/T0dqAKkzHpyXhYQA4mXWVgv WqW1IbEZjRpjJLZh9IG5Ae7hXewjcuqbRN6DWhIwnacZIW4uzvPIBFGXbm8Rfh59j19/ XdGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature:arc-authentication-results; bh=2uu4gm0bRDEzVGQWQ3DyiYlaA6P27cb79VoCXQptxOM=; b=LDQHWYjIGgX+ECyS3ocVuZcOApKEVqOVPhugQGc07MvErI2KlWpDhvgrwPMOl61ybS oIRa2CCadwiAKMwttJSOohX+r+8R3MyrpJvc5FP90zRM52Lx2aRW0CwSYm+HNLE+GWr7 LfkhR6xzwQCFNTjyqnCcDbLS3XYBNk2EOl+sa7X7FKlqrPQY7fhFi3/AAZa570tzlLkx YHCn+GqratP2Xx94UEkLnjFLATHWSl4Zg6+taOvzLBBZaCD87M35rDyIx6jov5e/i2pF CkqucmPzqQQ0JZIKYTYnSt7E8gLrzEt15/4Wher9Rymj3/Ny4fB4LwVRDq9FlGyg+nqw tdGA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=gUEV/Kit; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id t3si843794ywb.721.2018.02.27.06.42.11 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 27 Feb 2018 06:42:11 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=gUEV/Kit; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:37673 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eqgSJ-0005Oi-Bz for patch@linaro.org; Tue, 27 Feb 2018 09:42:11 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:55691) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eqgPF-0003ZD-Jj for qemu-devel@nongnu.org; Tue, 27 Feb 2018 09:39:03 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eqgPA-0007tS-Hu for qemu-devel@nongnu.org; Tue, 27 Feb 2018 09:39:01 -0500 Received: from mail-wr0-x22a.google.com ([2a00:1450:400c:c0c::22a]:42406) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eqgPA-0007sx-BS for qemu-devel@nongnu.org; Tue, 27 Feb 2018 09:38:56 -0500 Received: by mail-wr0-x22a.google.com with SMTP id k9so25124029wre.9 for ; Tue, 27 Feb 2018 06:38:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=2uu4gm0bRDEzVGQWQ3DyiYlaA6P27cb79VoCXQptxOM=; b=gUEV/KitgBw3tDu2fR/BQR5UiDbwirICSfLcGw/+85n6K8nfST906pXFdKMF+UeXyQ loZKEd22W0n86pASjZMZPhesE0b30r0pRA+KzeTSqXVnPob8akFRz3znTKa66DA38lS9 /1TZ+Jvre5/U+NYpiXRFXVJWqs0x6zy9bUmHI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=2uu4gm0bRDEzVGQWQ3DyiYlaA6P27cb79VoCXQptxOM=; b=KavG7RTb73FLGr0+2r6mRLnfhRL777XE6/y+CT5nGcbGIh3bLm+sOmsJi50T0Nr3KT XCsuW/vQwwaz0DzszeTZrK+3tKUnOfTSAnam0+Dw93sts8e1z1nBbvpvypYsJjgYn4gJ 0TIlWc/ZEQP3x8iFNwjUKivY04uEVaRVcuLJcewUp6X7HI4tkIy992k+Hq66H16tMAft zFBGbHp5kRCD5BHiN9sROGZkyTEz1DIMFYJYU7Of1S+C4QIKH+MHQT/DUSTGcmh7apwx PqhU6uyHFJxrhejlZbO43UtDGT2QQTq7AjGVy3bMOYqQv5hJQhzOtyxkfbG8pj+UsNIr Twhg== X-Gm-Message-State: APf1xPBRGw5AZAuc41KF/z/IVo7/0Wz+BxYAiMMXvHDf8wKoCfQKu93G OM/ahCg9u6FKwYRA3A9uOXKm4w== X-Received: by 10.223.134.136 with SMTP id 8mr12868684wrx.86.1519742334700; Tue, 27 Feb 2018 06:38:54 -0800 (PST) Received: from zen.linaro.local ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id q77sm12669176wme.41.2018.02.27.06.38.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 27 Feb 2018 06:38:53 -0800 (PST) Received: from zen.linaroharston (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id D623F3E021C; Tue, 27 Feb 2018 14:38:52 +0000 (GMT) From: =?utf-8?q?Alex_Benn=C3=A9e?= To: qemu-arm@nongnu.org Date: Tue, 27 Feb 2018 14:38:21 +0000 Message-Id: <20180227143852.11175-1-alex.bennee@linaro.org> X-Mailer: git-send-email 2.15.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:400c:c0c::22a Subject: [Qemu-devel] [PATCH v4 00/31] Add ARMv8.2 half-precision functions X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: =?utf-8?q?Alex_Benn=C3=A9e?= , richard.henderson@linaro.org, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" A few minor fixes and a chunk of Richard's r-b tags. Now all that is left is: patch 0014/arm translate a64 add FP16 FMULX MLS FMLA to simd.patch needs review Otherwise see comments bellow --- for other changes Alex Bennée (31): include/exec/helper-head.h: support f16 in helper calls target/arm/cpu64: introduce ARM_V8_FP16 feature bit target/arm/cpu.h: update comment for half-precision values target/arm/cpu.h: add additional float_status flags target/arm/helper: pass explicit fpst to set_rmode arm/translate-a64: implement half-precision F(MIN|MAX)(V|NMV) arm/translate-a64: handle_3same_64 comment fix arm/translate-a64: initial decode for simd_three_reg_same_fp16 arm/translate-a64: add FP16 FADD/FABD/FSUB/FMUL/FDIV to simd_three_reg_same_fp16 arm/translate-a64: add FP16 F[A]C[EQ/GE/GT] to simd_three_reg_same_fp16 arm/translate-a64: add FP16 FMULA/X/S to simd_three_reg_same_fp16 arm/translate-a64: add FP16 FR[ECP/SQRT]S to simd_three_reg_same_fp16 arm/translate-a64: add FP16 pairwise ops simd_three_reg_same_fp16 arm/translate-a64: add FP16 FMULX/MLS/FMLA to simd_indexed arm/translate-a64: add FP16 x2 ops for simd_indexed arm/translate-a64: initial decode for simd_two_reg_misc_fp16 arm/translate-a64: add FP16 FPRINTx to simd_two_reg_misc_fp16 arm/translate-a64: add FCVTxx to simd_two_reg_misc_fp16 arm/translate-a64: add FP16 FCMxx (zero) to simd_two_reg_misc_fp16 arm/translate-a64: add FP16 SCVTF/UCVFT to simd_two_reg_misc_fp16 arm/translate-a64: add FP16 FNEG/FABS to simd_two_reg_misc_fp16 arm/helper.c: re-factor recpe and add recepe_f16 arm/translate-a64: add FP16 FRECPE arm/translate-a64: add FP16 FRCPX to simd_two_reg_misc_fp16 arm/translate-a64: add FP16 FSQRT to simd_two_reg_misc_fp16 arm/helper.c: re-factor rsqrte and add rsqrte_f16 arm/translate-a64: add FP16 FRSQRTE to simd_two_reg_misc_fp16 arm/translate-a64: add FP16 FMOV to simd_mod_imm arm/translate-a64: add all FP16 ops in simd_scalar_pairwise arm/translate-a64: implement simd_scalar_three_reg_same_fp16 arm/translate-a64: add all single op FP16 to handle_fp_1src_half include/exec/helper-head.h | 3 + include/fpu/softfloat.h | 16 +- target/arm/cpu.h | 34 +- target/arm/cpu64.c | 1 + target/arm/helper-a64.c | 269 ++++++++++ target/arm/helper-a64.h | 33 ++ target/arm/helper.c | 479 +++++++++-------- target/arm/helper.h | 14 +- target/arm/translate-a64.c | 1260 +++++++++++++++++++++++++++++++++++++------- target/arm/translate.c | 12 +- 10 files changed, 1694 insertions(+), 427 deletions(-) -- 2.15.1