From patchwork Tue Oct 22 13:30:53 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 177160 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp4874285ill; Tue, 22 Oct 2019 06:35:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqxlCLTO0SslUuw8isnlg2OyNvO6/xBbB6N+dywfmExV+eiOBgWoopWZeTxHXN8+eRetNXqu X-Received: by 2002:a17:906:4545:: with SMTP id s5mr26473190ejq.223.1571751331654; Tue, 22 Oct 2019 06:35:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571751331; cv=none; d=google.com; s=arc-20160816; b=y44OJnVWbVlNxhY6Dor0KAXubkK0XrjBKZIMmXPh4KcS+7ZII0jSFY/rUdmpJe/86v x4v9+39i4qSVJGMBDihveM1huM75voxtDX2Q1bFGnw+uaiI9troeV0qT//HTUQzMPBWa Me1G3PoWbMDc3VgMRT42FM2BN81a0V5hJcF+QMwcXL7tNdHXD3GjLErOxR61Ut7FbfKF KHTJOka2vNwGdOlekfB0YN0119MDMx25U6w+MyEXwIqtZQlT4g353gmK4Av7+QIP7hRs XeNxLhZEt6qlR3hhnEyGhHn74NYD/27Vf31At2S9NjJTBZh2Hxy261NDbga9YKhXLGrY uefA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:to:from:dkim-signature; bh=LR4rIgmQXvfQk5CDJ7hzF1Z4lq3e4Ysz7dPKYncsVAE=; b=WZBdiEJd4iEtQFlp5Pbes15dCAc4bngZ7Qab7lptHNzFQVVmGRr+MnDYJGB1+/HZta dyt6yuyCtdDvfM08X6/KNN6xwapMCHiEKb8EZu/ClBnHdosJHqeEcsEztjSc//IPsNMM eBTGkERXqFQlM5HRUlvSxTi4TM7ZBOAnX2nHdmhLHDCFKoGCDk59gp3XXWLBVLkku5gM xpdN4GC+TKe+oqLMbrdWubkWqbKkwbJMQe45AshOHr4soPEeie6xuLi6A863mUV3WfEc vdh+nvU8IvS+Z6iq52E/yW+agxaC3sb8YOdTJDVKwt6kjsa5CUyEMFLD6HE6OaSbfvqF agZA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rBK2R4bV; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id f37si946897ede.11.2019.10.22.06.35.31 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 22 Oct 2019 06:35:31 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rBK2R4bV; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:57414 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1iMuJt-0006KK-Ph for patch@linaro.org; Tue, 22 Oct 2019 09:35:29 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:36525) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1iMuGE-00020T-1j for qemu-devel@nongnu.org; Tue, 22 Oct 2019 09:31:43 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1iMuGC-00016D-5B for qemu-devel@nongnu.org; Tue, 22 Oct 2019 09:31:41 -0400 Received: from mail-wr1-x435.google.com ([2a00:1450:4864:20::435]:42911) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1iMuGB-00015t-V0 for qemu-devel@nongnu.org; Tue, 22 Oct 2019 09:31:40 -0400 Received: by mail-wr1-x435.google.com with SMTP id r1so8296125wrs.9 for ; Tue, 22 Oct 2019 06:31:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=LR4rIgmQXvfQk5CDJ7hzF1Z4lq3e4Ysz7dPKYncsVAE=; b=rBK2R4bVHPkJoMgyP7l4oDpByVsGvt6A1lI/f9B5s57blyyrjcu9WoA68K8u7ualsr UoJ6lxI2lxpKwkcRhdKEjS6mSb7+nATxUgAPEKj975mxcMgCuy/339fp52F4+qpVpkNu /Xkqe4uPb2OM4ZrtxQfx+NQSIZWzyjBU+5JnOFayVZRbr9Dz13qtVTRS4JAzO86Qzrh2 U5Hknr3ja9c0WCyO69aFdst/K1IW0Uucx6Avpn6qdhM4G6ePnVOdwjHkhO4wnuVt2jW7 R9EN4wMD33B6nunFsfMydghPmzFtgEUMdcFJWPCqim+QJB/2f1eOGiq7s3gAQVZNOVDk 5C/g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=LR4rIgmQXvfQk5CDJ7hzF1Z4lq3e4Ysz7dPKYncsVAE=; b=YaEbchTC1rZhkZTtDulYzcnqND4qM0l1Sla/LXY/coAreibgOaSSYiosuAsnDuu58m j5u06vWoCF48Z2MFoxG2OOF1oqDru7SoIUCxtnea7J5HArb+YjyrHkiEjmz5s3teSGH0 oagSkXjaf6XdkMzt99vWYf2uMGPpKxP5Ee0b77KaCxWdF2KHdDoDv8ORI0cNQQUCE2et diNDYfwPfq4Qsyws4oab3LvKahRpi3c/q+xRphdE4Xs0zZQtnTN2NWb5P54RMdPhJw6G Q3hAKEVe9ePZZDtPVKR4+/CN1VKZbgMXes7vfZoKjiXb1FiYB9WQpwbdEXJAZtctTvhO BX7g== X-Gm-Message-State: APjAAAW08CHGr/+wQM5+UhFMPjtwPc70MRA/4zK8QjgUxr7ziy51aZJU WW9ERMddbNIuBtmmUKn/ewyYX7fqSWQ= X-Received: by 2002:a5d:55c2:: with SMTP id i2mr3640764wrw.176.1571751097693; Tue, 22 Oct 2019 06:31:37 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id r2sm20263856wma.1.2019.10.22.06.31.35 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Oct 2019 06:31:36 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 00/41] target-arm queue Date: Tue, 22 Oct 2019 14:30:53 +0100 Message-Id: <20191022133134.14487-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::435 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The big thing in here is RTH's caching-of-tb-flags patchset which should improve TCG performance. thanks -- PMM The following changes since commit 2152e740a8938b3bad73bfe1a01f8b94dab02d41: Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-pull-request' into staging (2019-10-22 12:03:03 +0100) are available in the Git repository at: https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20191022 for you to fetch changes up to 833043a060f7d0e95ded88e61e992466305c0345: hw/arm/digic4: Inline digic4_board_setup_ram() function (2019-10-22 14:21:57 +0100) ---------------------------------------------------------------- target-arm queue: * Fix sign-extension for SMLAL* instructions * aspeed: Add an AST2600 eval board * Various ptimer device conversions to new transaction API * Cache TB flags to avoid expensively recomputing them every time * Add a dummy Samsung SDHCI controller model to exynos4 boards * Minor refactorings of RAM creation for some arm boards ---------------------------------------------------------------- Cédric Le Goater (1): aspeed: Add an AST2600 eval board Guenter Roeck (1): hw/timer/exynos4210_mct: Initialize ptimer before starting it Peter Maydell (7): hw/timer/arm_mptimer.c: Undo accidental rename of arm_mptimer_init() hw/timer/puv3_ost.c: Switch to transaction-based ptimer API hw/timer/sh_timer: Switch to transaction-based ptimer API hw/timer/lm32_timer: Switch to transaction-based ptimer API hw/timer/altera_timer.c: Switch to transaction-based ptimer API hw/watchdog/etraxfs_timer.c: Switch to transaction-based ptimer API hw/m68k/mcf5208.c: Switch to transaction-based ptimer API Philippe Mathieu-Daudé (9): hw/sd/sdhci: Add a comment to distinct the i.MX eSDHC functions hw/sd/sdhci: Add dummy Samsung SDHCI controller hw/arm/exynos4210: Use the Samsung s3c SDHCI controller hw/arm/xilinx_zynq: Use the IEC binary prefix definitions hw/arm/mps2: Use the IEC binary prefix definitions hw/arm/collie: Create the RAM in the board hw/arm/omap2: Create the RAM in the board hw/arm/omap1: Create the RAM in the board hw/arm/digic4: Inline digic4_board_setup_ram() function Richard Henderson (23): target/arm: Fix sign-extension for SMLAL* target/arm: Split out rebuild_hflags_common target/arm: Split out rebuild_hflags_a64 target/arm: Split out rebuild_hflags_common_32 target/arm: Split arm_cpu_data_is_big_endian target/arm: Split out rebuild_hflags_m32 target/arm: Reduce tests vs M-profile in cpu_get_tb_cpu_state target/arm: Split out rebuild_hflags_a32 target/arm: Split out rebuild_hflags_aprofile target/arm: Hoist XSCALE_CPAR, VECLEN, VECSTRIDE in cpu_get_tb_cpu_state target/arm: Simplify set of PSTATE_SS in cpu_get_tb_cpu_state target/arm: Hoist computation of TBFLAG_A32.VFPEN target/arm: Add arm_rebuild_hflags target/arm: Split out arm_mmu_idx_el target/arm: Hoist store to cs_base in cpu_get_tb_cpu_state target/arm: Add HELPER(rebuild_hflags_{a32, a64, m32}) target/arm: Rebuild hflags at EL changes target/arm: Rebuild hflags at MSR writes target/arm: Rebuild hflags at CPSR writes target/arm: Rebuild hflags at Xscale SCTLR writes target/arm: Rebuild hflags for M-profile target/arm: Rebuild hflags for M-profile NVIC target/arm: Rely on hflags correct in cpu_get_tb_cpu_state hw/arm/strongarm.h | 4 +- include/hw/arm/aspeed.h | 1 + include/hw/arm/omap.h | 10 +- include/hw/sd/sdhci.h | 2 + target/arm/cpu.h | 84 ++++++---- target/arm/helper.h | 4 + target/arm/internals.h | 9 ++ hw/arm/aspeed.c | 23 +++ hw/arm/collie.c | 8 +- hw/arm/digic_boards.c | 9 +- hw/arm/exynos4210.c | 2 +- hw/arm/mps2-tz.c | 3 +- hw/arm/mps2.c | 3 +- hw/arm/nseries.c | 10 +- hw/arm/omap1.c | 12 +- hw/arm/omap2.c | 13 +- hw/arm/omap_sx1.c | 8 +- hw/arm/palm.c | 8 +- hw/arm/strongarm.c | 7 +- hw/arm/xilinx_zynq.c | 3 +- hw/intc/armv7m_nvic.c | 22 +-- hw/m68k/mcf5208.c | 9 +- hw/sd/sdhci.c | 68 +++++++- hw/timer/altera_timer.c | 13 +- hw/timer/arm_mptimer.c | 4 +- hw/timer/etraxfs_timer.c | 23 +-- hw/timer/exynos4210_mct.c | 2 +- hw/timer/lm32_timer.c | 13 +- hw/timer/puv3_ost.c | 9 +- hw/timer/sh_timer.c | 13 +- linux-user/syscall.c | 1 + target/arm/cpu.c | 1 + target/arm/helper-a64.c | 3 + target/arm/helper.c | 393 +++++++++++++++++++++++++++++---------------- target/arm/m_helper.c | 6 + target/arm/machine.c | 1 + target/arm/op_helper.c | 4 + target/arm/translate-a64.c | 13 +- target/arm/translate.c | 37 ++++- 39 files changed, 588 insertions(+), 270 deletions(-)