From patchwork Fri Nov 1 08:51:29 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 178283 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp179942ill; Fri, 1 Nov 2019 01:58:01 -0700 (PDT) X-Google-Smtp-Source: APXvYqycdb2LYbbOSy41/v/QFVwXMIiNIvCAADa4LvDNuFUoxxp8PADA/jq3lvqbggytlhwJJvye X-Received: by 2002:a17:906:f252:: with SMTP id gy18mr8622826ejb.224.1572598681079; Fri, 01 Nov 2019 01:58:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572598681; cv=none; d=google.com; s=arc-20160816; b=Y5CN872UZ3IXW/lDLS1w1uy3uTOZwiuzocY6XvpOSPTHci2wZ+bALohkLX/cTvQiAL JIGFM+JMwZD7ocQix/Ztw/+kvfYCN4llrStVTICzttsgiyywHwPL1UM7Z4lwz5LgWqrG rT8wYdOo/P90PfXTfUpD9FdO+bguMMZQCj4aIddRYtBkOLtEv1aP5tXyCjNCy56wmtHz NSx56AlAlWgXpf+1fPP7VXtMuUEiUkPqkwHaDHP2MaSrL9hUpjUyqYHYY+zR/NXM+KyY BPzTYDQ8n+T3xkOrtMz0kTo8QF5KkkigCkf6KZZNqEvca3BD3S6eq2/STC1PbrDs1zqp ocpw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:to:from:dkim-signature; bh=gjSuK4BXouO/T+B7He1WodMOLKKfPRfP+oEPOS2e0Nc=; b=IRKf98Z3B3/tg476t0pZajagRh3WmrI7Ng31mMax4hSmXM9IVlecz+E+HyYcBVyIFH glMPoYowbTsOcfatyI1BzNl5RFoL1WY8SdL2YTE/xQGGFSDji5cI3bz+qOlfhT5X/nJc FfziDUjMYHivXY1HjnrXl6cpGYclpwZW6xyBlbuCANhxk0eCuaFPuG2fX9+4YAPPDxQs KZaLNN2gA9ocEVielA2SV76wzribJfXmHWFpdPQm26LZsAU0jt70NRUBkSY8NF4t8wFv QQiR3rNVh4yfIO+V1rjgRUz77vrU/2ixdwKsYLeTmnocQj8h6Vk1SAjX8U+QyM9ju8Jr GRZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CqX7X5nW; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id g27si1232306ejc.219.2019.11.01.01.58.00 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 01 Nov 2019 01:58:01 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CqX7X5nW; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:57572 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1iQSko-0007y3-2f for patch@linaro.org; Fri, 01 Nov 2019 04:57:59 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:56444) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1iQSeo-0000xS-RC for qemu-devel@nongnu.org; Fri, 01 Nov 2019 04:51:48 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1iQSen-00087e-6o for qemu-devel@nongnu.org; Fri, 01 Nov 2019 04:51:46 -0400 Received: from mail-wr1-x441.google.com ([2a00:1450:4864:20::441]:33722) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1iQSem-0007zn-Vd for qemu-devel@nongnu.org; Fri, 01 Nov 2019 04:51:45 -0400 Received: by mail-wr1-x441.google.com with SMTP id s1so8974508wro.0 for ; Fri, 01 Nov 2019 01:51:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=gjSuK4BXouO/T+B7He1WodMOLKKfPRfP+oEPOS2e0Nc=; b=CqX7X5nWuLlde+7tJ3+h4YVhSNP4zU6yWnO/eHCa8+vroE+UCbcCVFczLY3ib5kCwV yOuxzcHtVMm9lHgnnvc/EiyBS0qr8SjXNaYwO3IQgzbcrPm++SaVWIvEtU5ihfv7LY5l FrPRxm6hT/mxT2sE6BRaeyrpuzyAeMRSQJEvSctY9Yrr235uL8cO6JCe3fZu4rGA3COn HsW0zizoJmbwa92Rh2tgF6fbrUnAeg5/DjiuvRzjixflG9w9gWSUgOD5tcPIJF/jbeBj K+eVPvxpMaryoes+H4grA6V2HI+6KGwJ8CsC+yBUwpsZ9k877gzPdnfk11g5sDZs33nH BXPw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=gjSuK4BXouO/T+B7He1WodMOLKKfPRfP+oEPOS2e0Nc=; b=bT8CSoiUNp2yf7uBatSHfSZnHm6C5Hu/JP+J0M4Ice+qUsL19zCWONa/BNxlTIn4S/ oy5UggTbsnGKepasxAgssDS0PwhACgHWUWPAg8sflAS6NfStKweSEuvKtissryG3hIKP IHtTx3+rEbx2v/ZM2FHOnG1JyhRO/lXk2gnrKelIdWwRYs38OLGadEDO+G6sg9jd+iVh E3SbUPD5ou127z/lD9NCdD0lIBBeauey+ffUjojsAJADd+pseP9rp8tExVUvOsi+EQpu mgm2b/uQv3j2mgmW91Miv18jeDDt/VMoxoc7UV2iTa8fE7+tBZ/1FzxNTchZGIJe9rgs flMA== X-Gm-Message-State: APjAAAUdzet1HL99E8W1KmrgAkWcC+rjOP9FZ13VHdlPT5kd26+gWOFE pgcuhp5FDclce/M8k8G/46H16a9Wc5Dq6g1c X-Received: by 2002:adf:e682:: with SMTP id r2mr9176189wrm.365.1572598303189; Fri, 01 Nov 2019 01:51:43 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id d20sm8818922wra.4.2019.11.01.01.51.42 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Nov 2019 01:51:42 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 00/11] target-arm queue Date: Fri, 1 Nov 2019 08:51:29 +0000 Message-Id: <20191101085140.5205-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::441 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" target-arm queue: two bug fixes, plus the KVM/SVE patchset, which is a new feature but one which was in my pre-softfreeze pullreq (it just had to be dropped due to an unexpected test failure.) thanks -- PMM The following changes since commit b7c9a7f353c0e260519bf735ff0d4aa01e72784b: Merge remote-tracking branch 'remotes/jnsnow/tags/ide-pull-request' into staging (2019-10-31 15:57:30 +0000) are available in the Git repository at: https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20191101-1 for you to fetch changes up to d9ae7624b659362cb2bb2b04fee53bf50829ca56: target/arm: Allow reading flags from FPSCR for M-profile (2019-11-01 08:49:10 +0000) ---------------------------------------------------------------- target-arm queue: * Support SVE in KVM guests * Don't UNDEF on M-profile 'vmrs apsr_nzcv, fpscr' * Update hflags after boot.c modifies CPU state ---------------------------------------------------------------- Andrew Jones (9): target/arm/monitor: Introduce qmp_query_cpu_model_expansion tests: arm: Introduce cpu feature tests target/arm: Allow SVE to be disabled via a CPU property target/arm/cpu64: max cpu: Introduce sve properties target/arm/kvm64: Add kvm_arch_get/put_sve target/arm/kvm64: max cpu: Enable SVE when available target/arm/kvm: scratch vcpu: Preserve input kvm_vcpu_init features target/arm/cpu64: max cpu: Support sve properties with KVM target/arm/kvm: host cpu: Add support for sve properties Christophe Lyon (1): target/arm: Allow reading flags from FPSCR for M-profile Edgar E. Iglesias (1): hw/arm/boot: Rebuild hflags when modifying CPUState at boot tests/Makefile.include | 5 +- qapi/machine-target.json | 6 +- include/qemu/bitops.h | 1 + target/arm/cpu.h | 21 ++ target/arm/kvm_arm.h | 39 +++ hw/arm/boot.c | 1 + target/arm/cpu.c | 25 +- target/arm/cpu64.c | 364 +++++++++++++++++++++++++-- target/arm/helper.c | 10 +- target/arm/kvm.c | 25 +- target/arm/kvm32.c | 6 +- target/arm/kvm64.c | 325 +++++++++++++++++++++--- target/arm/monitor.c | 158 ++++++++++++ target/arm/translate-vfp.inc.c | 5 +- tests/arm-cpu-features.c | 551 +++++++++++++++++++++++++++++++++++++++++ docs/arm-cpu-features.rst | 317 ++++++++++++++++++++++++ 16 files changed, 1795 insertions(+), 64 deletions(-) create mode 100644 tests/arm-cpu-features.c create mode 100644 docs/arm-cpu-features.rst