From patchwork Thu May 25 08:18:46 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 100470 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp655312qge; Thu, 25 May 2017 01:20:08 -0700 (PDT) X-Received: by 10.98.59.148 with SMTP id w20mr42775030pfj.137.1495700408697; Thu, 25 May 2017 01:20:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1495700408; cv=none; d=google.com; s=arc-20160816; b=fWQq4a0vw4FFoZ53EdnLaa8oqhzz12odELj2gVhhX4gfo1fIsae3D01fyHSrSSmMTr JazUplNFOBHCD1tRFJmOA3kxdn6mLDg7s6wuRDbkxkz5GJ/vtSN3BBF1IOwFOoHtodJg ZE3uvmyUDxRZoRaWaqvHf7wLOiS6NPDaM/ElIDW89RAIHAp6lULaTlpmSHRaVF2OlG6d CVdETInH7FWqK7w+5k8OOT6HOYE/NwbTqrixyVWAnaOwXDOQk4UiuaSZW1Wf8OEsXN6O c7fop0laXP/Td9dJ6YIXGlv133YEzFi2Uo2ouL5wbL403fw4+D/KbIYURLM25xMUCwTL i2DA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=1cVI44InYiAIXngcMfxr2ozucQ3ob/dzuGiP0AdVP2w=; b=NIoXfryV4v1R3GCcl5JbkYfNy9SDXqHAYeB4QUbZATAkcCPENHVZEvUcXq6xaHO2FZ 6SYLPfhUBwqwu7F5X0DRbqy8lfAmhgKh6QwyTXiGJ3iq+z6xXhWfkhWcwPWyl2GnEPlj R74BLeTbKml6T22xOI+sra7PKryXNbQlfbPEhMMnAakw11tqF1soyUMKpfhEVux1GjXa TF3k+ssfblXDwjGR/72VnaAqGCQzb+VCwg0A1LigwS0ddXkUTRvQJMHUyGLojlQNxIk8 oYXuwqZKBjtVM+g7sQ5iGDfb9XspR0G/IRqaDcrD4phddxyRN+WsPLT/yOLX7b6Ccncu xi0A== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b13si27179390plk.94.2017.05.25.01.20.08; Thu, 25 May 2017 01:20:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1423476AbdEYIUA (ORCPT + 7 others); Thu, 25 May 2017 04:20:00 -0400 Received: from mail-pf0-f182.google.com ([209.85.192.182]:35420 "EHLO mail-pf0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S969019AbdEYIT3 (ORCPT ); Thu, 25 May 2017 04:19:29 -0400 Received: by mail-pf0-f182.google.com with SMTP id n23so160507579pfb.2 for ; Thu, 25 May 2017 01:19:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=J8JxjbRBsI8jvRQIazpKN3rMPQFEXeoOWrliHdIwG2cQvTZSPpPCusle3rUZC39BPO SYCVm6x4McyvFVCu4gIVph9mA2Xxoksn6XsIUtJetxYrGcwObmys4Vm1vG8c2WuMhzVa 12inK2OxyjUC2EoCpLT+i3U67fD57Ye2IjprQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=AJPFIsmrJFFYdWD1mJYtEoERfXFCPvcgnpIArpBFeyeKv0xmkctIzZjxrKn8SbuhTs O4Jf9vAqlQCnDclbx/ANRwcsfMVFu0er7BZM1Wlyu6Zms4dYPhCgIOrdbeDekq6sWM9S iBmyDnNOkPW3Iobt/YHOJ0xey5dyrAnyoa0m45H7Xp8PgrMBq+UDfWMN26JgL5NxDV2m iJWaTXI2NMNcSn8KA3bUR+oATlxPDGJXPv7SLxQeM5hDU4if7XY67DN1YLe5sWD17wX9 BaAmbm8XWGeAqqm4sXu7VMrFP9DSj70OdBZpvyY3bzOpX0UhB/svfpiFos5tH6diz2pr GvDA== X-Gm-Message-State: AODbwcCV4jGS2ZUqjvwR6/FZA8XOAugkF3zNBymLA/6RFNbQk/w212vA EHNfKGEzcOmuwRIg X-Received: by 10.84.140.5 with SMTP id 5mr49227772pls.113.1495700368657; Thu, 25 May 2017 01:19:28 -0700 (PDT) Received: from docularxu-ThinkPad-T440p.219.146.1.66 ([45.56.159.222]) by smtp.gmail.com with ESMTPSA id b72sm11574470pfd.118.2017.05.25.01.19.24 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 25 May 2017 01:19:28 -0700 (PDT) From: Guodong Xu To: robh+dt@kernel.org, mark.rutland@arm.com, xuwei5@hisilicon.com, catalin.marinas@arm.com, will.deacon@arm.com, wangkefeng.wang@huawei.com, xuejiancheng@hisilicon.com, peter.griffin@linaro.org, puck.chen@hisilicon.com Cc: zhangfei.gao@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 04/12] arm64: dts: hi3660: add resources for clock and reset Date: Thu, 25 May 2017 16:18:46 +0800 Message-Id: <20170525081854.4701-5-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170525081854.4701-1-guodong.xu@linaro.org> References: <20170525081854.4701-1-guodong.xu@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Zhangfei Gao Add some resource nodes for clock and reset Signed-off-by: Zhangfei Gao Acked-by: Rob Herring --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 53 +++++++++++++++++++++++++++---- 1 file changed, 46 insertions(+), 7 deletions(-) -- 2.10.2 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 3983086..f55710a 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -5,6 +5,7 @@ */ #include +#include / { compatible = "hisilicon,hi3660"; @@ -141,18 +142,56 @@ #size-cells = <2>; ranges; - fixed_uart5: fixed_19_2M { - compatible = "fixed-clock"; - #clock-cells = <0>; - clock-frequency = <19200000>; - clock-output-names = "fixed:uart5"; + crg_ctrl: crg_ctrl@fff35000 { + compatible = "hisilicon,hi3660-crgctrl", "syscon"; + reg = <0x0 0xfff35000 0x0 0x1000>; + #clock-cells = <1>; }; - uart5: uart@fdf05000 { + crg_rst: crg_rst_controller { + compatible = "hisilicon,hi3660-reset"; + #reset-cells = <2>; + hisi,rst-syscon = <&crg_ctrl>; + }; + + + pctrl: pctrl@e8a09000 { + compatible = "hisilicon,hi3660-pctrl", "syscon"; + reg = <0x0 0xe8a09000 0x0 0x2000>; + #clock-cells = <1>; + }; + + pmuctrl: crg_ctrl@fff34000 { + compatible = "hisilicon,hi3660-pmuctrl", "syscon"; + reg = <0x0 0xfff34000 0x0 0x1000>; + #clock-cells = <1>; + }; + + sctrl: sctrl@fff0a000 { + compatible = "hisilicon,hi3660-sctrl", "syscon"; + reg = <0x0 0xfff0a000 0x0 0x1000>; + #clock-cells = <1>; + }; + + iomcu: iomcu@ffd7e000 { + compatible = "hisilicon,hi3660-iomcu", "syscon"; + reg = <0x0 0xffd7e000 0x0 0x1000>; + #clock-cells = <1>; + + }; + + iomcu_rst: reset { + compatible = "hisilicon,hi3660-reset"; + hisi,rst-syscon = <&iomcu>; + #reset-cells = <2>; + }; + + uart5: serial@fdf05000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf05000 0x0 0x1000>; interrupts = ; - clocks = <&fixed_uart5 &fixed_uart5>; + clocks = <&crg_ctrl HI3660_CLK_GATE_UART5>, + <&crg_ctrl HI3660_CLK_GATE_UART5>; clock-names = "uartclk", "apb_pclk"; status = "disabled"; };