From patchwork Sun Jun 4 08:50:06 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 101350 Delivered-To: patch@linaro.org Received: by 10.140.91.77 with SMTP id y71csp447786qgd; Sun, 4 Jun 2017 01:50:28 -0700 (PDT) X-Received: by 10.84.198.3 with SMTP id o3mr8723610pld.60.1496566228520; Sun, 04 Jun 2017 01:50:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1496566228; cv=none; d=google.com; s=arc-20160816; b=jNwopoBaGHoIrxdyoHvmMSptaNs/8rz10RsqET9ZjsRO6chzC2ZMyOHeTG7m7Np9uE Bz4HaTjw3Z1bRKtiAv4Zqy5nHyXVl+bhd9cSS3ZEsWhoWF9I8wP81g04lDlqp0QKhN9F g5HFu8eYmtu1OcLqKbT/baWLSRf3UoHejP6dBB4HGSjSLvL5IgLA7cgl4QK0xUSvr1xi UPIAG+96mAxtbpPMNf2Nx2kroaXP4LIifAEj7j91UYO7X8jlYDdMrnXewSaUUQ/kwz/j OHv/Dfdsd343tk4+4TwEghzphI9gh76LFBCeoZOGuTvW//kC8FFKZIcnhHc2xhk7B9Ho NPpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=oV0NbSIsQ4pRgefPEAKvEEDlRv0+Sn4HWHaLEyD5ll4=; b=NpWCSb8RQciDGnCZixJ3a/Fc3cMQwxQsUCmF5zaZo0i++Rxw8l9X0jjQTUnfEdX+F5 dQPIBgLBEsrLpWtDLzV5FjEF6NPYv17QOPAXJUDhdG1Uh/1BnAmF9Qr/4SS7JuvQMvXI m4vbnIJ+FZg8BFg1CnelWaPFAzt+DauWe4s3YShKqv+fouL9Mn7plRy+w7RSsEwx5GiI O9k7PJaVjoLiMyJ4iizEMkTryBizVCINQ8zWu0HzX2F79DwvU1NS45vem4ZnJ4EXPy1k 64hNffwNg3ckql0Hv7FMfmhPKLO8IhdmmitYi9fHmv8+KW9c7xZ0fCq73IG7siod5D/e XLUQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e1si4437631pln.373.2017.06.04.01.50.27; Sun, 04 Jun 2017 01:50:28 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1750847AbdFDIu0 (ORCPT + 7 others); Sun, 4 Jun 2017 04:50:26 -0400 Received: from mail-lf0-f53.google.com ([209.85.215.53]:36054 "EHLO mail-lf0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751005AbdFDIuZ (ORCPT ); Sun, 4 Jun 2017 04:50:25 -0400 Received: by mail-lf0-f53.google.com with SMTP id o83so11161761lff.3 for ; Sun, 04 Jun 2017 01:50:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=r9RDXvNNPJ6A7EPWbKDMMxaGjLGg+PzSWq7u+iN88No=; b=PeWsEWMsKAFomewjlTWKX8DQ26P1SqzfBVfW/uobJjIjsa5+SWOq5kDnZBD/trIjze KQP3JnzxRHO/qQkP3KfrWW2vmvS8CdqujlwSjWmsegYLnk1KMyzDa2xYYwGDon+MJc+B b0+/1n1sbJfchAKPxfX1lcXS1SL2ERDanFr8c= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=r9RDXvNNPJ6A7EPWbKDMMxaGjLGg+PzSWq7u+iN88No=; b=F/V36JF77rKiD3jdwk3eI5xdCjyg1b9YCUUT/qLU1I/eap+FQhJu0SbiCNCTaLMYQh B1QLkLpAKzzXfKM6c5sKGPy1XzaHaRetjM36JBxyezTrzxoV96IsUr0FJzfgvvtnUNig jV1mEjsPh4STZ/S9qyitIdx/+L0U6Gr/k1eD/L8KPDrEWhr4yCUq0fC4kR/QR8RSHME3 El8sU0vIpo7ep52mXzRQ6xQhoY9NcQ4XKw3VLTYbYEwwQK/3uFgBwNyBuwQvoL0E1wsB 1zNEHw9vDyO9fk5UtMJfiUSL/eepj6dsxi3WJm8qeznlCDhrUP+ScStlDVjmVztsa9qY vDPA== X-Gm-Message-State: AODbwcBs4NNCXjXcdbYH2lmZoirkHyoF0P0e1v5mP3r6vyK9AuqKbyEk kIO+IaPLOp/WhfAg X-Received: by 10.25.195.82 with SMTP id t79mr4816964lff.109.1496566223845; Sun, 04 Jun 2017 01:50:23 -0700 (PDT) Received: from fabina.bredbandsbolaget.se (c-047971d5.014-348-6c756e10.cust.bredbandsbolaget.se. [213.113.121.4]) by smtp.gmail.com with ESMTPSA id a88sm1440462ljb.54.2017.06.04.01.50.21 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 04 Jun 2017 01:50:22 -0700 (PDT) From: Linus Walleij To: Tejun Heo , Bartlomiej Zolnierkiewicz , linux-ide@vger.kernel.org Cc: Janos Laube , Paulius Zaleckas , linux-arm-kernel@lists.infradead.org, Hans Ulli Kroll , Florian Fainelli , Linus Walleij , devicetree@vger.kernel.org, John Feng-Hsin Chiang , Greentime Hu Subject: [PATCH 1/4 v4] ata: Add DT bindings for Faraday Technology FTIDE010 Date: Sun, 4 Jun 2017 10:50:06 +0200 Message-Id: <20170604085009.11902-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds device tree bindings for the Faraday Technology FTIDE010 found in the Storlink/Storm/Cortina Systems Gemini SoC. I am not 100% sure that this part is from Faraday Technology but a lot points in that direction: - A later IDE interface called FTIDE020 exist and share some properties. - The SATA bridge has the same Built In Self Test (BIST) that the Faraday FTSATA100 seems to have, and it has version number 0100 in the device ID register, so this is very likely a FTSATA100 bundled with the FTIDE010. Cc: devicetree@vger.kernel.org Cc: John Feng-Hsin Chiang Cc: Greentime Hu Acked-by: Hans Ulli Kroll Acked-by: Rob Herring Signed-off-by: Linus Walleij --- ChangeLog v3->v4: - No changes, just resending to keep the patch set together. ChangeLog v2->v3: - No changes, just resending to keep the patch set together. ChangeLog v1->v2: - Cut the timings defintions from the device tree. Hard-code it in the driver instead, keeping the nice layout and configurability by making it easy to tweak the timings in the code. - Fix up some confused references to 50 MHz in 66 MHz properties. --- .../devicetree/bindings/ata/faraday,ftide010.txt | 38 ++++++++++++++++++++++ 1 file changed, 38 insertions(+) create mode 100644 Documentation/devicetree/bindings/ata/faraday,ftide010.txt -- 2.9.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/ata/faraday,ftide010.txt b/Documentation/devicetree/bindings/ata/faraday,ftide010.txt new file mode 100644 index 000000000000..a0c64a29104d --- /dev/null +++ b/Documentation/devicetree/bindings/ata/faraday,ftide010.txt @@ -0,0 +1,38 @@ +* Faraday Technology FTIDE010 PATA controller + +This controller is the first Faraday IDE interface block, used in the +StorLink SL2312 and SL3516, later known as the Cortina Systems Gemini +platform. The controller can do PIO modes 0 through 4, Multi-word DMA +(MWDM)modes 0 through 2 and Ultra DMA modes 0 through 6. + +On the Gemini platform, this PATA block is accompanied by a PATA to +SATA bridge in order to support SATA. This is why a phandle to that +controller is compulsory on that platform. + +The timing properties are unique per-SoC, not per-board. + +Required properties: +- compatible: should be one of + "cortina,gemini-pata", "faraday,ftide010" + "faraday,ftide010" +- interrupts: interrupt for the block +- reg: registers and size for the block + +Optional properties: +- clocks: a SoC clock running the peripheral. +- clock-names: should be set to "PCLK" for the peripheral clock. + +Required properties for "cortina,gemini-pata" compatible: +- sata: a phande to the Gemini PATA to SATA bridge, see + cortina,gemini-sata-bridge.txt for details. + +Example: + +ata@63000000 { + compatible = "cortina,gemini-pata", "faraday,ftide010"; + reg = <0x63000000 0x100>; + interrupts = <4 IRQ_TYPE_EDGE_RISING>; + clocks = <&gcc GEMINI_CLK_GATE_IDE>; + clock-names = "PCLK"; + sata = <&sata>; +};