From patchwork Wed Aug 22 08:44:09 2012 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 10858 Return-Path: X-Original-To: patchwork@peony.canonical.com Delivered-To: patchwork@peony.canonical.com Received: from fiordland.canonical.com (fiordland.canonical.com [91.189.94.145]) by peony.canonical.com (Postfix) with ESMTP id 249D923FA4 for ; Wed, 22 Aug 2012 08:44:28 +0000 (UTC) Received: from mail-iy0-f180.google.com (mail-iy0-f180.google.com [209.85.210.180]) by fiordland.canonical.com (Postfix) with ESMTP id E62D8A182AF for ; Wed, 22 Aug 2012 08:44:16 +0000 (UTC) Received: by mail-iy0-f180.google.com with SMTP id j38so642474iad.11 for ; Wed, 22 Aug 2012 01:44:27 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=x-forwarded-to:x-forwarded-for:delivered-to:received-spf:from:to:cc :subject:date:message-id:x-mailer:mime-version:content-type :x-gm-message-state; bh=r0RHEryCStQhejYC1KD9PUv1nTraid/yZ+EjZ4oyWsc=; b=Rz5ok7KPcQv1PnVgLXHIDnprgIsRFI8v/vwi0QJ8kBWrsHxl/5mUOvu7ZzNo3nFXw3 5BwDNnIlJb+oXCIDFoO4JO0oyblGYWs2gbuyMJxG5QsMgcJNuAkeh2Tlkad5TVix+MTu lUvPyd3ApkUGn1e8yNo/Vmcd96Q9J6rxnBzpS/nXWHuR5vo2KheK0diEesSkz8ehqfDN mEe88GATI22io78hJKfWAeL701r8kz8LZQE5LoP14s4I/3Djth1Pz0UTqn04DcjgaPBe Zl2ZVje5IcSwNhXlnZICnHXt+iQrvzeh5+7gKBXLP3V9bhgmSdYv0L8MSelhVmczrL8f AajQ== Received: by 10.50.45.162 with SMTP id o2mr1371610igm.0.1345625067579; Wed, 22 Aug 2012 01:44:27 -0700 (PDT) X-Forwarded-To: linaro-patchwork@canonical.com X-Forwarded-For: patch@linaro.org linaro-patchwork@canonical.com Delivered-To: patches@linaro.org Received: by 10.50.184.232 with SMTP id ex8csp190143igc; Wed, 22 Aug 2012 01:44:24 -0700 (PDT) Received: by 10.14.202.66 with SMTP id c42mr17453865eeo.35.1345625064006; Wed, 22 Aug 2012 01:44:24 -0700 (PDT) Received: from eu1sys200aog112.obsmtp.com (eu1sys200aog112.obsmtp.com. [207.126.144.133]) by mx.google.com with SMTP id o42si2340901eep.35.2012.08.22.01.44.13 (version=TLSv1/SSLv3 cipher=OTHER); Wed, 22 Aug 2012 01:44:24 -0700 (PDT) Received-SPF: neutral (google.com: 207.126.144.133 is neither permitted nor denied by best guess record for domain of linus.walleij@stericsson.com) client-ip=207.126.144.133; Authentication-Results: mx.google.com; spf=neutral (google.com: 207.126.144.133 is neither permitted nor denied by best guess record for domain of linus.walleij@stericsson.com) smtp.mail=linus.walleij@stericsson.com Received: from beta.dmz-us.st.com ([167.4.1.35]) (using TLSv1) by eu1sys200aob112.postini.com ([207.126.147.11]) with SMTP ID DSNKUDSb3dXGUYlbgN43iMvB3gmfL/Oq0E1q@postini.com; Wed, 22 Aug 2012 08:44:23 UTC Received: from zeta.dmz-us.st.com (ns4.st.com [167.4.16.71]) by beta.dmz-us.st.com (STMicroelectronics) with ESMTP id 444E750; Wed, 22 Aug 2012 08:43:46 +0000 (GMT) Received: from relay2.stm.gmessaging.net (unknown [10.230.100.18]) by zeta.dmz-us.st.com (STMicroelectronics) with ESMTP id 3DF744A; Wed, 22 Aug 2012 05:01:07 +0000 (GMT) Received: from exdcvycastm004.EQ1STM.local (alteon-source-exch [10.230.100.61]) (using TLSv1 with cipher RC4-MD5 (128/128 bits)) (Client CN "exdcvycastm004", Issuer "exdcvycastm004" (not verified)) by relay2.stm.gmessaging.net (Postfix) with ESMTPS id DA40BA8065; Wed, 22 Aug 2012 10:44:07 +0200 (CEST) Received: from steludxu4075.lud.stericsson.com (10.230.100.153) by smtp.stericsson.com (10.230.100.2) with Microsoft SMTP Server (TLS) id 8.3.83.0; Wed, 22 Aug 2012 10:44:11 +0200 From: Linus Walleij To: , , Samuel Ortiz Cc: Etienne Carriere , Linus Walleij Subject: [PATCH 4/7] mfd/db8500-prcmu: MASK_ON_SUSPEND Date: Wed, 22 Aug 2012 10:44:09 +0200 Message-ID: <1345625049-5714-1-git-send-email-linus.walleij@stericsson.com> X-Mailer: git-send-email 1.7.11.3 MIME-Version: 1.0 X-Gm-Message-State: ALoCoQmo+wgvUhAqEWEDpOa9PkfxTmysV7nXesT/rGK6kJzgFviqcGqzKufL1x5Ly2gFUX448fAB From: Etienne Carriere ux500 machines performs pins (GPIO) reconfiguration when entering in the suspended mode. This reconfiguration aims at reaching an ultra low power HW configuration. Due to this HW reconfiguration, some HW devices can change of HW state and have their output signals at level that could generate IRQs. If the non-wakeup IRQs are disabled but not yet masked (delayed interrupt disable feature from the generic irq layer), effective interrupts reach the system only because the system attempt to enter the suspended mode. To prevent such IRQs to trig, all irq chips embedded in ux500 platform should enable their IRQCHIP_MASK_ON_SUSPEND flag. Cc: Samuel Ortiz Signed-off-by: Etienne Carriere Signed-off-by: Linus Walleij --- drivers/mfd/db8500-prcmu.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/mfd/db8500-prcmu.c b/drivers/mfd/db8500-prcmu.c index 7040a00..25d2e9d 100644 --- a/drivers/mfd/db8500-prcmu.c +++ b/drivers/mfd/db8500-prcmu.c @@ -2615,6 +2615,7 @@ static struct irq_chip prcmu_irq_chip = { .irq_ack = noop, .irq_mask = prcmu_irq_mask, .irq_unmask = prcmu_irq_unmask, + .flags = IRQCHIP_MASK_ON_SUSPEND, }; static char *fw_project_name(u8 project)