From patchwork Thu Aug 10 02:26:08 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 109759 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp1715842qge; Wed, 9 Aug 2017 19:26:51 -0700 (PDT) X-Received: by 10.98.52.134 with SMTP id b128mr10433844pfa.49.1502332011671; Wed, 09 Aug 2017 19:26:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1502332011; cv=none; d=google.com; s=arc-20160816; b=C5WWwPn8sjzOzsq63cj1xID21ow3c6m6g/H1PHD1AANQ7IwY4gVYU3tA1NU6NCEZMu 07w0vg0ptUXXbz+DiLc4GHTFmtsR0vTztpsTZgsK/tDq2Jtyaw/Iqu2sHt7WVL9FvMfD 2RA5GnG7AWvOj51By54qMP0ild14n56JPBOo/7bvuJac6aaeOIHyL+8lc7PsZCv2KkDo IkoprkPuS8kYqCqePchZgNV0IAI0exM0eAE7x89dznDaU8FHtX+eOAUi8oT0mBEW7Rt7 50Uo/sZVZhKEmNVJpj+8bk2Trpb8XJTLZ5ahUV4SLJ6Jrrm8vcHyPz5YxU6i9fhjDKoB 0WLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=YEcd6O9Sh1eSg86rORXukXFs4VJdNv1Q5+OM1Lbe3Bo=; b=mXbX2jdiqT3txQhw4kkzgz39IDl38ZE9tPPPjdO1rRqO0CZ+VOk9m1xDOfdzwiUKGm HUAI3GXcsyZHbzcjRcGOd6rruJ7EEB+s/+gHvg5d1pESkJvdSX1afaVk0UVkbBfAZIck AqUOJns/jmTSaZIde0kea4L8Oufbbx4zxiR+YV97LPmdCelMyLxFsyXoDzL0+Xr1606r HfnnBky5CnUcrHL77CIV10uW5Rhmquy3kLKcesEpvoKpIDWZ/R3CFjKG+pIbG02Frwi9 xgwCiWNAfI10sNyi2brk2MeyGKKYluFGFrMLYHmFUcSuRqmP3NG4PNIRGmK1VKKgumuK uAbw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Ku/1ZKRN; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 11si3425142pft.626.2017.08.09.19.26.51; Wed, 09 Aug 2017 19:26:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Ku/1ZKRN; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752518AbdHJC0s (ORCPT + 25 others); Wed, 9 Aug 2017 22:26:48 -0400 Received: from mail-pf0-f176.google.com ([209.85.192.176]:35836 "EHLO mail-pf0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752469AbdHJC0p (ORCPT ); Wed, 9 Aug 2017 22:26:45 -0400 Received: by mail-pf0-f176.google.com with SMTP id t86so35186290pfe.2 for ; Wed, 09 Aug 2017 19:26:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=YEcd6O9Sh1eSg86rORXukXFs4VJdNv1Q5+OM1Lbe3Bo=; b=Ku/1ZKRNMMGC4G6dJm4XBAiPT59flzdhfZfwLEX4hnlLyZ4ErgP4A2/uh1hTLOJKzo fn/E97k5sGWCZPT/ZWDZeaPeY+lRFG5mZpdUCGmYE8Z/UnKsOaqqDwF4i4ul4l1ESkwM ZTmouHwG5m8vub1ecIKfUakWKPoELBTqKiarc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=YEcd6O9Sh1eSg86rORXukXFs4VJdNv1Q5+OM1Lbe3Bo=; b=XyF3PI3T2N7wdHfvTr8o4nLmX7UPwqioDfjrCb6TkjdayczSTBfXIKdRMvZUk8GKzY q2o9amf7KxouPxsAT+GVmm1FrS7/WFQOahVJ08yJQQYy2Mr1TKhHUJvXVtAasaGqKrKX fAk9XB8rC9er8uSXzqjFdwxSxI93LBxPGvajZKzfhabCSfya2gF4DapCzeanuXEPpXqm LeN2UBFTDvNvo5W5Ouk599SZ+CIDQVGz5J3ENd8+wTlBTkHoyrydHlt9XQnwmWK/z/Jz chmduXmH66jkuUswgEo5r5kKC2bNdeqp4YLyv4DYdpuzYFW2R5QOl+GRnHxico9ggACH U9qA== X-Gm-Message-State: AHYfb5jaWtJAU9UgxMwc2vSyLmgGRqAVPDqzHTnSZvnii0lv4M+guW7s OLEaFys7MDxZ2CmP X-Received: by 10.84.137.169 with SMTP id 38mr11161632pln.331.1502332005075; Wed, 09 Aug 2017 19:26:45 -0700 (PDT) Received: from docularxu-ThinkPad-T440p.219.146.1.66 ([45.41.135.55]) by smtp.gmail.com with ESMTPSA id s11sm7789166pgr.53.2017.08.09.19.26.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 09 Aug 2017 19:26:44 -0700 (PDT) From: Guodong Xu To: xuwei5@hisilicon.com, robh+dt@kernel.org, mark.rutland@arm.com, catalin.marinas@arm.com, will.deacon@arm.com, keescook@chromium.org, anton@enomsg.org, ccross@android.com, tony.luck@intel.com Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Leo Yan Subject: [PATCH v2 2/9] arm64: dts: hi3660: add L2 cache topology Date: Thu, 10 Aug 2017 10:26:08 +0800 Message-Id: <20170810022615.19204-3-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170810022615.19204-1-guodong.xu@linaro.org> References: <20170810022615.19204-1-guodong.xu@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Leo Yan This patch adds the L2 cache topology on 96boards Hikey960. Signed-off-by: Leo Yan --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) -- 2.10.2 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 8921310..1cdd03b 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -58,6 +58,7 @@ device_type = "cpu"; reg = <0x0 0x0>; enable-method = "psci"; + next-level-cache = <&A53_L2>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP_0>; }; @@ -66,6 +67,7 @@ device_type = "cpu"; reg = <0x0 0x1>; enable-method = "psci"; + next-level-cache = <&A53_L2>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP_0>; }; @@ -74,6 +76,7 @@ device_type = "cpu"; reg = <0x0 0x2>; enable-method = "psci"; + next-level-cache = <&A53_L2>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP_0>; }; @@ -82,6 +85,7 @@ device_type = "cpu"; reg = <0x0 0x3>; enable-method = "psci"; + next-level-cache = <&A53_L2>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP_0>; }; @@ -90,6 +94,7 @@ device_type = "cpu"; reg = <0x0 0x100>; enable-method = "psci"; + next-level-cache = <&A73_L2>; cpu-idle-states = < &CPU_NAP &CPU_SLEEP @@ -102,6 +107,7 @@ device_type = "cpu"; reg = <0x0 0x101>; enable-method = "psci"; + next-level-cache = <&A73_L2>; cpu-idle-states = < &CPU_NAP &CPU_SLEEP @@ -114,6 +120,7 @@ device_type = "cpu"; reg = <0x0 0x102>; enable-method = "psci"; + next-level-cache = <&A73_L2>; cpu-idle-states = < &CPU_NAP &CPU_SLEEP @@ -126,6 +133,7 @@ device_type = "cpu"; reg = <0x0 0x103>; enable-method = "psci"; + next-level-cache = <&A73_L2>; cpu-idle-states = < &CPU_NAP &CPU_SLEEP @@ -171,6 +179,14 @@ min-residency-us = <20000>; }; }; + + A53_L2: l2-cache0 { + compatible = "cache"; + }; + + A73_L2: l2-cache1 { + compatible = "cache"; + }; }; gic: interrupt-controller@e82b0000 {