diff mbox

[v2] arm64: dts: hi6220: add acpu_sctrl

Message ID 1502868395-11481-1-git-send-email-zhangfei.gao@linaro.org
State Accepted
Commit 94d2d94b40ca88b558af8a1d4b091f5027efb271
Headers show

Commit Message

Zhangfei Gao Aug. 16, 2017, 7:26 a.m. UTC
Add acpu_sctrl clock node

Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>

Signed-off-by: Li Pengcheng <lipengcheng8@huawei.com>

---
Update name to acpu_sctrl@f6504000

 arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 6 ++++++
 1 file changed, 6 insertions(+)

-- 
2.7.4

--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Comments

Wei Xu Aug. 16, 2017, 8:41 a.m. UTC | #1
Hi Zhangfei,

On 2017/8/16 8:26, Zhangfei Gao wrote:
> Add acpu_sctrl clock node

> 

> Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>

> Signed-off-by: Li Pengcheng <lipengcheng8@huawei.com>

> ---

> Update name to acpu_sctrl@f6504000

> 

>  arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 6 ++++++

>  1 file changed, 6 insertions(+)

> 

> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi

> index eacbe0d..f8012d5 100644

> --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi

> +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi

> @@ -262,6 +262,12 @@

>  			#clock-cells = <1>;

>  		};

>  

> +		acpu_sctrl: acpu_sctrl@f6504000 {

> +			compatible = "hisilicon,hi6220-acpu-sctrl", "syscon";

> +			reg = <0x0 0xf6504000 0x0 0x1000>;

> +			#clock-cells = <1>;

> +		};

> +

>  		medianoc_ade: medianoc_ade@f4520000 {

>  			compatible = "syscon";

>  			reg = <0x0 0xf4520000 0x0 0x4000>;

> 


Thanks!
Dropped the v1 and applied v2 to the hisilicon dt tree.

Best Regards,
Wei

--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff mbox

Patch

diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
index eacbe0d..f8012d5 100644
--- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
@@ -262,6 +262,12 @@ 
 			#clock-cells = <1>;
 		};
 
+		acpu_sctrl: acpu_sctrl@f6504000 {
+			compatible = "hisilicon,hi6220-acpu-sctrl", "syscon";
+			reg = <0x0 0xf6504000 0x0 0x1000>;
+			#clock-cells = <1>;
+		};
+
 		medianoc_ade: medianoc_ade@f4520000 {
 			compatible = "syscon";
 			reg = <0x0 0xf4520000 0x0 0x4000>;