From patchwork Mon Aug 28 10:53:44 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Andreas_F=C3=A4rber?= X-Patchwork-Id: 111139 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp4661356qge; Mon, 28 Aug 2017 03:54:18 -0700 (PDT) X-Received: by 10.84.168.99 with SMTP id e90mr161858plb.339.1503917658189; Mon, 28 Aug 2017 03:54:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1503917658; cv=none; d=google.com; s=arc-20160816; b=wK/69I1qzkam//Jnt36E+PcPwBWRxBFc2xPKVMUBhOllild3ymgE5LaTlQsIPbsyxt 6hKomxdyYMQsAw9IV7bOl5BTW/KeHoo1cv97YFtSDrYMKLbDXl1xGrZprPhsWttJPXz8 4tAF5iT6xSohoonjnPPKUdtePLt4hz7bmk2MF5ePWMMaGhqCM/dBdJaSNUYAGk+TebX0 VGkavPXAt9x3PAAKO8HXdkm6SNwm/G0+RmXQjLn7TIEaKvHgDh9o+l+USE5VNbC4/Ugz XpqYQ7YFW0Hd8xxWRPk4IytKmAGBtyXW2dwOEqgRd+Ub9k8rFXp+T+or9l4cBuFd8AxE DksQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=lSkvg4SViu37FkNBDdy1aHz0mo2bEWQSmgT1NGg3YU0=; b=COVwq6s0uB2aUGHVVGkoCu96bbWxMxgFli29eL5n4kMmZO1Pb8EHKPu0Bu3IrwyeRr dS/xjRMZdXXQiCL5KdxcjkYIA2EswC1yS+v40ojR6A9D2LKlPUgClaNQygzDAJuIolh5 n3/beYPft1n7IDRqRle0y1U9grRDYJiFn0hsXFwswlXzShh8rA4DjnXc7xDhSx0K77Ak +qUUtCGbutJkZSCevoq2BxMFyl/3b486r4U8fy6PNZsVuK1PMDcFpELnDAwR+5oELGVd EjvAghWx3iOsyKfsPPxZGVx+LuyxgY3Q3+bJ1oi+fCUZiTj9qU8PSkbmMjkSeQIf2wKa 0fjA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a68si98473pli.361.2017.08.28.03.54.17; Mon, 28 Aug 2017 03:54:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751157AbdH1KyQ (ORCPT + 6 others); Mon, 28 Aug 2017 06:54:16 -0400 Received: from mx2.suse.de ([195.135.220.15]:35115 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751177AbdH1Kx5 (ORCPT ); Mon, 28 Aug 2017 06:53:57 -0400 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (charybdis-ext.suse.de [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id D8320ABFF; Mon, 28 Aug 2017 10:53:55 +0000 (UTC) From: =?utf-8?q?Andreas_F=C3=A4rber?= To: Thomas Gleixner , Jason Cooper , Marc Zyngier , linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Roc He , =?utf-8?b?6JKL?= =?utf-8?b?5Li955C0?= , =?utf-8?q?Andreas_F=C3=A4rber?= , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , devicetree@vger.kernel.org Subject: [PATCH v2 3/3] arm64: dts: realtek: Add irq mux to RTD1295 Date: Mon, 28 Aug 2017 12:53:44 +0200 Message-Id: <20170828105344.8338-4-afaerber@suse.de> X-Mailer: git-send-email 2.12.3 In-Reply-To: <20170828105344.8338-1-afaerber@suse.de> References: <20170828105344.8338-1-afaerber@suse.de> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Update UART nodes with interrupts. Signed-off-by: Andreas Färber --- v1 -> v2: * Rebased arch/arm64/boot/dts/realtek/rtd1295.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) -- 2.12.3 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/realtek/rtd1295.dtsi b/arch/arm64/boot/dts/realtek/rtd1295.dtsi index c8b7bb642a9a..6918373e9b5c 100644 --- a/arch/arm64/boot/dts/realtek/rtd1295.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd1295.dtsi @@ -93,21 +93,41 @@ /* Exclude up to 2 GiB of RAM */ ranges = <0x80000000 0x80000000 0x80000000>; + iso_irq_mux: interrupt-controller@98007000 { + compatible = "realtek,rtd1295-iso-irq-mux"; + reg = <0x98007000 0x100>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + }; + uart0: serial@98007800 { compatible = "snps,dw-apb-uart"; reg = <0x98007800 0x400>; reg-shift = <2>; reg-io-width = <4>; clock-frequency = <27000000>; + interrupt-parent = <&iso_irq_mux>; + interrupts = <2>; status = "disabled"; }; + irq_mux: interrupt-controller@9801b000 { + compatible = "realtek,rtd1295-irq-mux"; + reg = <0x9801b000 0x100>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + }; + uart1: serial@9801b200 { compatible = "snps,dw-apb-uart"; reg = <0x9801b200 0x100>; reg-shift = <2>; reg-io-width = <4>; clock-frequency = <432000000>; + interrupt-parent = <&irq_mux>; + interrupts = <3>, <5>; status = "disabled"; }; @@ -117,6 +137,8 @@ reg-shift = <2>; reg-io-width = <4>; clock-frequency = <432000000>; + interrupt-parent = <&irq_mux>; + interrupts = <8>, <13>; status = "disabled"; };