From patchwork Mon Aug 28 18:04:37 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 111177 Delivered-To: patch@linaro.org Received: by 10.140.95.112 with SMTP id h103csp131800qge; Mon, 28 Aug 2017 11:04:53 -0700 (PDT) X-Received: by 10.98.149.75 with SMTP id p72mr1295030pfd.97.1503943493482; Mon, 28 Aug 2017 11:04:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1503943493; cv=none; d=google.com; s=arc-20160816; b=dEHmTJ5knqp1fjv5OtiSEX8OyXTQlULxNaIdJwc8Wcldrqnj1BYQbopZDWPTUvTSXJ DiS/UKVILlquix6LV07ca4e7Fxu7tKCo96qF0jd2Dn+AgpL60hoHi5dgTNd3Y3/lonH/ lluJdACCdmjTokikYv+nY7IhZ/TL7rGoCOh5gaKdX6KbJX6GHYlWy3WpqUjdalzDWTP3 B0tXhLhjNHN1Pbm2UEWljCLk4iwCc2N5Pssfzct5H6DXq8Ab+EStbVzvxJDG6bOIRcXW AGYeqcOIoYQTZM4y8VavW2kh0HvwwNve1Wf1c0nbV0GzS8PZ0iVhlt2rp1yEc7z5UfNX 5VAg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=e6jRjErWywTo7bVUnrMUdRkbGoSAZxx+0AiltfRPtNU=; b=vZaxzJU/LytIVjiTFDqYY4R3VWxXFveN4BaHCHnaCFKgI5bmGexKREu8MGEyplZ7eu Z53aHjSQ2jyWEjcYOKYlCKE/cpWlLoVifWYLr+RulUW6WRzpIrfEW/EojRzmW1t8c6s9 K475u9bBXvYZXnCZ9LlGIUA+NR/8B8Z744CuaI0zt7nhSqZRjSPEqQVaRozCViBNs2+7 zsuGUAkP+pZQLsU6AayWUKZhpz62c3/NmWw9lekn55vU3AFWD2fKcIXYXzY/BJ7u+JuN 3KkMQadw2e6n8BilqT+X5viuLspPs0gN9NGq8p8LWlrvmxXskeCgsJ6jjsQqovid28zw As9w== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=hBy4o9Me; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b8si722356ple.299.2017.08.28.11.04.53; Mon, 28 Aug 2017 11:04:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=hBy4o9Me; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751237AbdH1SEw (ORCPT + 6 others); Mon, 28 Aug 2017 14:04:52 -0400 Received: from mail-wr0-f171.google.com ([209.85.128.171]:36275 "EHLO mail-wr0-f171.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751182AbdH1SEv (ORCPT ); Mon, 28 Aug 2017 14:04:51 -0400 Received: by mail-wr0-f171.google.com with SMTP id p14so3798238wrg.3 for ; Mon, 28 Aug 2017 11:04:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=JicZgUtJKFKCyCXsainIVAsegpoGPs4jV0M0QQ1q6CU=; b=hBy4o9Meg9ovo9OqqGd1b4GnqjxS5bpOKl4yFvrobMda5X9dlKgzl5LbOcWXcfeXjE SWfj2G5M3Y8W/sLpWA5Z3Pp2jonkvvjWD15eUObXahtF+UziefEB0GsyZtAF7XmRez8J izCDys33Ln0SfZ1L+HGjrBgfuZ9tQfkn0uPp4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=JicZgUtJKFKCyCXsainIVAsegpoGPs4jV0M0QQ1q6CU=; b=YZTEmd4v++xGNcQw3UBV9pUnDD5+/tBUvtBnAFwkLkU6r+lbT6tgJoD9b8GsVfGOKr fR126OZOu8PAuIbCuIkF6cXTtJg2IzMZH7or5lpEGfZaucyj079Z2sZlADOMaY98loA0 I6X3Xyik6uuHgjpoBNmKVNzrU8nXgyHIq+h9xrADliXYfJ8ECf0yZiH5wH1roTK2G1vw fym5hN+f36kR5OJKbx3E6z0mo3obHhBwMnQIS5Pm1PdrJhT3krtn3alu/SF09fB/zHsc tOI4op2NDTd8wTkU+YSV5KufeW5ouuzOb7dlX7knirDeRWtF/rAkOavvu6yKSI+BizkK LaiQ== X-Gm-Message-State: AHYfb5haqQ05iREBBK/jZfJBUaJiyM/2RO8n69dpKPvL0jp4VcezcjW4 lvIlG5GerSQogvNV X-Received: by 10.223.174.165 with SMTP id y34mr1048264wrc.184.1503943490307; Mon, 28 Aug 2017 11:04:50 -0700 (PDT) Received: from localhost.localdomain ([105.133.189.215]) by smtp.gmail.com with ESMTPSA id i22sm1335922wrf.18.2017.08.28.11.04.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 28 Aug 2017 11:04:49 -0700 (PDT) From: Ard Biesheuvel To: linux-pci@vger.kernel.org Cc: devicetree@vger.kernel.org, mw@semihalf.com, Ard Biesheuvel , Leif Lindholm , Graeme Gregory , Bjorn Helgaas , Jingoo Han , Joao Pinto , Rob Herring Subject: [PATCH v3 2/2] dt-bindings: designware: add binding for Designware PCIe in ECAM mode Date: Mon, 28 Aug 2017 19:04:37 +0100 Message-Id: <20170828180437.2646-3-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20170828180437.2646-1-ard.biesheuvel@linaro.org> References: <20170828180437.2646-1-ard.biesheuvel@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Describe the binding for firmware-configured instances of the Synopsys Designware PCIe controller in RC mode, that are almost but not quite ECAM compliant. Cc: Rob Herring Signed-off-by: Ard Biesheuvel --- Documentation/devicetree/bindings/pci/designware-pcie-ecam.txt | 42 ++++++++++++++++++++ 1 file changed, 42 insertions(+) -- 2.11.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Acked-by: Rob Herring diff --git a/Documentation/devicetree/bindings/pci/designware-pcie-ecam.txt b/Documentation/devicetree/bindings/pci/designware-pcie-ecam.txt new file mode 100644 index 000000000000..29bad1337c87 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/designware-pcie-ecam.txt @@ -0,0 +1,42 @@ +* Synopsys Designware PCIe root complex in ECAM mode + +In some cases, firmware may already have configured the Synopsys Designware +PCIe controller in RC mode with static ATU window mappings that cover all +config, MMIO and I/O spaces in a [mostly] ECAM compatible fashion. +In this case, there is no need for the OS to perform any low level setup +of clocks, PHYs or device registers, nor is there any reason for the driver +to reconfigure ATU windows for config and/or IO space accesses at runtime. + +In cases where the IP was synthesized with a minimum ATU window size of +64 KB, it cannot be supported by the generic ECAM driver, because it +requires special config space accessors that filter accesses to device #1 +and beyond on the first bus. + +Required properties: +- compatible: "marvell,armada8k-pcie-ecam" or + "socionext,synquacer-pcie-ecam" or + "snps,dw-pcie-ecam" (must be preceded by a more specific match) + +Please refer to the binding document of "pci-host-ecam-generic" in the +file host-generic-pci.txt for a description of the remaining required +and optional properties. + +Example: + + pcie1: pcie@7f000000 { + compatible = "socionext,synquacer-pcie-ecam", "snps,dw-pcie-ecam"; + device_type = "pci"; + reg = <0x0 0x7f000000 0x0 0xf00000>; + bus-range = <0x0 0xe>; + #address-cells = <3>; + #size-cells = <2>; + ranges = <0x1000000 0x00 0x00010000 0x00 0x7ff00000 0x0 0x00010000>, + <0x2000000 0x00 0x70000000 0x00 0x70000000 0x0 0x0f000000>, + <0x3000000 0x3f 0x00000000 0x3f 0x00000000 0x1 0x00000000>; + + #interrupt-cells = <0x1>; + interrupt-map-mask = <0x0 0x0 0x0 0x0>; + interrupt-map = <0x0 0x0 0x0 0x0 &gic 0x0 0x0 0x0 182 0x4>; + msi-map = <0x0 &its 0x0 0x10000>; + dma-coherent; + };