From patchwork Fri Sep 1 00:47:14 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 111460 Delivered-To: patch@linaro.org Received: by 10.37.128.210 with SMTP id c18csp201375ybm; Thu, 31 Aug 2017 17:47:43 -0700 (PDT) X-Received: by 10.98.80.152 with SMTP id g24mr321566pfj.91.1504226863020; Thu, 31 Aug 2017 17:47:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1504226863; cv=none; d=google.com; s=arc-20160816; b=aaV9aYpy4L6TYbInN0h7yUcmR/Rx6zMlpJLaoMDrsPuGsrxiuedEf4OGOmecu2c7Fk yhTzeQzvV1UMW3RfRmLCZzIGtDRj5rwZKy6oG79rob4FPizLCLuVttoH8VcZuziPLq7t TTW8dspc/JmoqVzp55U6qQwX4EE8nFdC2m/xSa9j2dvVxdhnCCoAaa9bTXBuZkB6VEs9 PW6xzx8fNblJPWLiXHklFy92mI01WmkW5seKz47GGCg9hibZHfXnCJZioX33x9K+NU/h mAaStQF8s2eoZ/BUQorvlmhx/NPLLaAVuI437fmnEg4pGHLwX0IcePsDLLUrWBcXASGg DAwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=9tlX9py6+5JGYCnPnqzXpCBjNuFuhKyG5e+xazqXeu4=; b=fI7QPtPRCRdPWLdxQ2DOpNkFVOB1S/8tRWLfAoahqaKWVj6i4y2VJT5iWxorDUZt8n ahmTHqzDh+x3azp4oJVodsRQAv5RCAq4QMtPih2E9i+TeTBcOSNm7FEJot4Kx7ZpDF95 7umyyc3viSCIDk+U0bnZycDf6dkInNbKhNC1pqv3Ll5x21VEMcIT7TXxhkgdeH6Pl8ZY 6jxl0rmRJlAQE8nYd1yQltg5PCBooLXi8Op0sJRVVr9XSeor8/V1CSpyTBmEIUZAD51d e6A4daw4QqsVwnaPPlS0La2UjJi1WrK8lnekK59spbzP1piC5ke3RfFA7oMWTauskY3F bXsg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TBtRl8Mw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i187si808342pfc.281.2017.08.31.17.47.42; Thu, 31 Aug 2017 17:47:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TBtRl8Mw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751359AbdIAArl (ORCPT + 26 others); Thu, 31 Aug 2017 20:47:41 -0400 Received: from mail-pg0-f54.google.com ([74.125.83.54]:32871 "EHLO mail-pg0-f54.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751276AbdIAArg (ORCPT ); Thu, 31 Aug 2017 20:47:36 -0400 Received: by mail-pg0-f54.google.com with SMTP id t3so3665986pgt.0 for ; Thu, 31 Aug 2017 17:47:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=9tlX9py6+5JGYCnPnqzXpCBjNuFuhKyG5e+xazqXeu4=; b=TBtRl8MwEhcGw0TIWlopcYkSsjKzoT5zy9Yyr6LRuMVZho6alKXAS5HU1B88WQGGZl 17qQi5iLl09T6L/d/jF9AXRqLOFGsySuzvVVtovxv3uoZmesMWJaAaR/ZDWxhMBG26LO XnM8TSyuOafEtXAJ5/qvO5LgXouR+iunhAIOA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=9tlX9py6+5JGYCnPnqzXpCBjNuFuhKyG5e+xazqXeu4=; b=SxA8h6qcUOm/9abfFn7bGEWFQSODby501tYQNMSKiy3DxstiAI3oeJuOmSJyIW3NGv LgPkCjNU5tsnKpUda+zps7pjCYWFu8lyOP+pulhbmEtuofcOoEtpdAFquNiGkCi4hTu2 2sE+fwdvM0/6h5nLagMyHnJl9Bj8cXHKxambh2+tuxDHhJDgWPW6IKCUXefxGRcWrstX x5mO2OcPLhoSu90ZS/I3L4fWJQx5NdsdwuhdJd7W2nDheGVNNKCOzfakaeN7HXzQ8MVO Pbu5R1R1Ayqw7nj4805sovYWNelanZR0gvont/IGyV7gGAOda6wLZX6ki9vpAfLn2dPM eunw== X-Gm-Message-State: AHPjjUhrVOZpaGOYly8o7HwcVazGoYjL6kW6NgjMxUaKzs08yGLRLz1F bMfI/P5gv9VnKrF+ X-Google-Smtp-Source: ADKCNb7S8QOBBYxXox1fPl+xD6m12tNiX6ppqWp3s1WKWBCdxhTldW+4ErR+LfJXnD5RcVSqbeVS7A== X-Received: by 10.99.186.73 with SMTP id l9mr350368pgu.178.1504226855723; Thu, 31 Aug 2017 17:47:35 -0700 (PDT) Received: from localhost.localdomain (li1068-205.members.linode.com. [106.184.3.205]) by smtp.gmail.com with ESMTPSA id b81sm1028422pfm.48.2017.08.31.17.47.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 31 Aug 2017 17:47:34 -0700 (PDT) From: Leo Yan To: Wei Xu , Rob Herring , Mark Rutland , Michael Turquette , Stephen Boyd , Li Pengcheng , Zhangfei Gao , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Cc: Leo Yan , Guodong Xu , Haojian Zhuang Subject: [PATCH 1/2] clk: hi6220: mark clock cs_atb_syspll as critical Date: Fri, 1 Sep 2017 08:47:14 +0800 Message-Id: <1504226835-2115-2-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1504226835-2115-1-git-send-email-leo.yan@linaro.org> References: <1504226835-2115-1-git-send-email-leo.yan@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Clock cs_atb_syspll is pll used for coresight trace bus; when clock cs_atb_syspll is disabled and operates its child clock node cs_atb results in system hang. So mark clock cs_atb_syspll as critical to keep it enabled. Cc: Guodong Xu Cc: Zhangfei Gao Cc: Haojian Zhuang Signed-off-by: Leo Yan --- drivers/clk/hisilicon/clk-hi6220.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- 2.7.4 diff --git a/drivers/clk/hisilicon/clk-hi6220.c b/drivers/clk/hisilicon/clk-hi6220.c index 4181b68..4742e8f 100644 --- a/drivers/clk/hisilicon/clk-hi6220.c +++ b/drivers/clk/hisilicon/clk-hi6220.c @@ -145,7 +145,7 @@ static struct hisi_gate_clock hi6220_separated_gate_clks_sys[] __initdata = { { HI6220_BBPPLL_SEL, "bbppll_sel", "pll0_bbp_gate", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x270, 9, 0, }, { HI6220_MEDIA_PLL_SRC, "media_pll_src", "pll_media_gate", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x270, 10, 0, }, { HI6220_MMC2_SEL, "mmc2_sel", "mmc2_mux1", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x270, 11, 0, }, - { HI6220_CS_ATB_SYSPLL, "cs_atb_syspll", "syspll", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x270, 12, 0, }, + { HI6220_CS_ATB_SYSPLL, "cs_atb_syspll", "syspll", CLK_SET_RATE_PARENT|CLK_IS_CRITICAL, 0x270, 12, 0, }, }; static struct hisi_mux_clock hi6220_mux_clks_sys[] __initdata = {