From patchwork Wed Oct 4 09:27:50 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 114760 Delivered-To: patch@linaro.org Received: by 10.140.22.163 with SMTP id 32csp2890001qgn; Wed, 4 Oct 2017 02:28:10 -0700 (PDT) X-Received: by 10.99.126.92 with SMTP id o28mr4397134pgn.38.1507109290537; Wed, 04 Oct 2017 02:28:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1507109290; cv=none; d=google.com; s=arc-20160816; b=g6MTym1ne8J0nZtP9bpcIQr+PkpJr9OUzBHYXZfj3KRSJL6Af2w/GtZdtnxRy6uHiF /UQvEBzR1A/CZtTudanlQDTsrmmgdPQcBt6o2utYxChqOO9ofGWnWjk7TNGa88ztSOkB ROh35pvLyc99ROeDsBLhOPRvG0JVjbqbKz2p/A+nw3oiOwxabOChmibgw1FbbJFxDlLm kKZVNro36qkOlWEMRc8/WM20KX0Dyma+EqnGHUb7qtsgw2qlz11l6dFNjGNfYAzWkFuA 8VO2M5pXy2Xy3hnVtbJdyJvB3Hcc36fKERDwFeYePGJqSJ9lbGNQDCyTOMLep0jbqNpA c2bw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=GHbWJ9nOU144V5RCDgFgLU87dmDOjevcBNmAgNYj0iU=; b=TBKg8+Tkmts7hsLC+COm7sKE1FLig1Q6PgcxFErP0HzLZPPUcLlijdaYOszhebrdqQ k5t91MKH9viO0Lf3H5+0VRIyR+gr/qFjMbF0ZhFeHpLc/fXlWnleov9m9qLn4PO0hKPa HN2KBTyLWz2+zuSpCjN0dLhQ+UhFMe9KJyP/zmMahszS621004C8G39nd0cKL2jZxasF fooKPvL57ZiJX3sXPEcT9tqvXNbXK7EW3PFhY5W9gJzWt2MprSEbiaicrRh18aeN9Zdj FBToVuEa1T19RJXfdMsMp3sJIeJJDVRLF0h2EH1RDb3QM526sEDopvW645cJGO8nfW/K QlCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=DyE0w2yE; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s12si11272214pgf.690.2017.10.04.02.28.10; Wed, 04 Oct 2017 02:28:10 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=DyE0w2yE; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751366AbdJDJ2J (ORCPT + 6 others); Wed, 4 Oct 2017 05:28:09 -0400 Received: from mail-wm0-f41.google.com ([74.125.82.41]:56182 "EHLO mail-wm0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751114AbdJDJ2I (ORCPT ); Wed, 4 Oct 2017 05:28:08 -0400 Received: by mail-wm0-f41.google.com with SMTP id u138so21831534wmu.4 for ; Wed, 04 Oct 2017 02:28:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=Fg4YqHGVoc6dWwdF4DMTRFcxeINTAIHH8tTfhab5caY=; b=DyE0w2yEOwDcqETlPN6iSf91FG6F5T+kMDcNkURJM6/XvcEHK3i1881rs3qFzwHlDi D1L1rUikXzhj0khHe46XyorV7zRsrBj3QwvIOVZTai79Y7vU592mn+BfwQFsZ6eFfnuU qAvLLc84wwEgdcGYWy03O1M7cngW6NF/E26kU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=Fg4YqHGVoc6dWwdF4DMTRFcxeINTAIHH8tTfhab5caY=; b=pj5SwMuw+unj4o5qqPw4+AlMEgLgcAFhYVEBFWVKfnD1WBKA+tAdmoIhC2Dvw50cr6 izdZ7TC7JtfjLUlX/QUSqkJ0xILyY701X7n7GoA14TGI9NNUuV+1eQiWtf1/1mdWitCE KFxR8Ep3utQdZ8FMsBZPvxdnC9XovjG2V1hxqPbaz6yn8AEkFxjkm57vP7wURtjajOK6 sLXAXk2S6AakbNsKfinGWAZZsTjHOqs8rlfcoH+YCuI1ntpKcX8cbbDnYuHNfwOoAZ9B 9mQ2p7r89XMXLJHcATQbYSORA32gxPNVkbHW4D466A2jZi40SvCw/8OJX5n0tcxBzSCT l38Q== X-Gm-Message-State: AMCzsaXWEXDZg6ZCBMqThAmmq2fhKZpymn9DKvD/q1DcF7K1SCuERSvN 83c/Q81sltaAEII2wNuEOHmWKw== X-Google-Smtp-Source: AOwi7QAPyjaOAOYoZ43d7l2vYgX4PJJbJTwpe2FHg1ktfrinxAlDNvZfvv3S+t/cGM6Ytra3S3nK/w== X-Received: by 10.28.58.2 with SMTP id h2mr14371939wma.129.1507109286964; Wed, 04 Oct 2017 02:28:06 -0700 (PDT) Received: from lmecxl0911.lme.st.com ([80.215.246.83]) by smtp.gmail.com with ESMTPSA id 193sm11750032wmh.47.2017.10.04.02.28.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 04 Oct 2017 02:28:06 -0700 (PDT) From: Benjamin Gaignard To: robh+dt@kernel.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Benjamin Gaignard , Benjamin Gaignard Subject: [PATCH] ARM: dts: stm32: add Timers driver for stm32f746 MCU Date: Wed, 4 Oct 2017 11:27:50 +0200 Message-Id: <1507109270-24646-1-git-send-email-benjamin.gaignard@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add Timers and it sub-nodes into DT for stm32f746 family. Signed-off-by: Benjamin Gaignard --- arch/arm/boot/dts/stm32f746.dtsi | 270 +++++++++++++++++++++++++++++++++++++++ 1 file changed, 270 insertions(+) -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index 4506eb9..ae84816 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -82,6 +82,27 @@ status = "disabled"; }; + timers2: timers@40000000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40000000 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM2)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + + timer@1 { + compatible = "st,stm32-timer-trigger"; + reg = <1>; + status = "disabled"; + }; + }; + timer3: timer@40000400 { compatible = "st,stm32-timer"; reg = <0x40000400 0x400>; @@ -90,6 +111,27 @@ status = "disabled"; }; + timers3: timers@40000400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40000400 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM3)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + + timer@2 { + compatible = "st,stm32-timer-trigger"; + reg = <2>; + status = "disabled"; + }; + }; + timer4: timer@40000800 { compatible = "st,stm32-timer"; reg = <0x40000800 0x400>; @@ -98,6 +140,27 @@ status = "disabled"; }; + timers4: timers@40000800 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40000800 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM4)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + + timer@3 { + compatible = "st,stm32-timer-trigger"; + reg = <3>; + status = "disabled"; + }; + }; + timer5: timer@40000c00 { compatible = "st,stm32-timer"; reg = <0x40000c00 0x400>; @@ -105,6 +168,27 @@ clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; }; + timers5: timers@40000c00 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40000C00 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + + timer@4 { + compatible = "st,stm32-timer-trigger"; + reg = <4>; + status = "disabled"; + }; + }; + timer6: timer@40001000 { compatible = "st,stm32-timer"; reg = <0x40001000 0x400>; @@ -113,6 +197,22 @@ status = "disabled"; }; + timers6: timers@40001000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40001000 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM6)>; + clock-names = "int"; + status = "disabled"; + + timer@5 { + compatible = "st,stm32-timer-trigger"; + reg = <5>; + status = "disabled"; + }; + }; + timer7: timer@40001400 { compatible = "st,stm32-timer"; reg = <0x40001400 0x400>; @@ -121,6 +221,73 @@ status = "disabled"; }; + timers7: timers@40001400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40001400 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM7)>; + clock-names = "int"; + status = "disabled"; + + timer@6 { + compatible = "st,stm32-timer-trigger"; + reg = <6>; + status = "disabled"; + }; + }; + + timers12: timers@40001800 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40001800 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM12)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + + timer@11 { + compatible = "st,stm32-timer-trigger"; + reg = <11>; + status = "disabled"; + }; + }; + + timers13: timers@40001c00 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40001C00 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM13)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + }; + + timers14: timers@40002000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40002000 0x400>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM14)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + }; + rtc: rtc@40002800 { compatible = "st,stm32-rtc"; reg = <0x40002800 0x400>; @@ -183,6 +350,48 @@ status = "disabled"; }; + timers1: timers@40010000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40010000 0x400>; + clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM1)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + + timer@0 { + compatible = "st,stm32-timer-trigger"; + reg = <0>; + status = "disabled"; + }; + }; + + timers8: timers@40010400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40010400 0x400>; + clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM8)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + + timer@7 { + compatible = "st,stm32-timer-trigger"; + reg = <7>; + status = "disabled"; + }; + }; + usart1: serial@40011000 { compatible = "st,stm32f7-usart", "st,stm32f7-uart"; reg = <0x40011000 0x400>; @@ -212,11 +421,72 @@ interrupts = <1>, <2>, <3>, <6>, <7>, <8>, <9>, <10>, <23>, <40>, <41>, <42>, <62>, <76>; }; + timers9: timers@40014000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40014000 0x400>; + clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM9)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + + timer@8 { + compatible = "st,stm32-timer-trigger"; + reg = <8>; + status = "disabled"; + }; + }; + + timers10: timers@40014400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40014400 0x400>; + clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM10)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + }; + + timers11: timers@40014800 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-timers"; + reg = <0x40014800 0x400>; + clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM11)>; + clock-names = "int"; + status = "disabled"; + + pwm { + compatible = "st,stm32-pwm"; + status = "disabled"; + }; + }; + pwrcfg: power-config@40007000 { compatible = "syscon"; reg = <0x40007000 0x400>; }; + ltdc: display-controller@40016800 { + compatible = "st,stm32-ltdc"; + reg = <0x40016800 0x200>; + interrupts = <88>, <89>; + resets = <&rcc STM32F7_APB2_RESET(LTDC)>; + clocks = <&rcc 1 CLK_LCD>; + clock-names = "lcd"; + status = "disabled"; + }; + pin-controller { #address-cells = <1>; #size-cells = <1>;