[05/10] runqemu: Add riscv support for qemu machines

Message ID 66bb5b1b170108f30415956f22607bb16d02350c.1507250774.git.raj.khem@gmail.com
State New
Headers show
Series
  • Add foundation for riscv architecture
Related show

Commit Message

Khem Raj Oct. 6, 2017, 12:50 a.m.
Signed-off-by: Khem Raj <raj.khem@gmail.com>

---
 scripts/runqemu | 4 ++++
 1 file changed, 4 insertions(+)

-- 
2.14.2

-- 
_______________________________________________
Openembedded-core mailing list
Openembedded-core@lists.openembedded.org
http://lists.openembedded.org/mailman/listinfo/openembedded-core

Patch

diff --git a/scripts/runqemu b/scripts/runqemu
index df76270904..9dc6a05c57 100755
--- a/scripts/runqemu
+++ b/scripts/runqemu
@@ -1077,6 +1077,10 @@  class BaseConfig(object):
             qbsys = 'mipsel'
         elif mach == 'qemumips64el':
             qbsys = 'mips64el'
+        elif mach == 'qemuriscv64':
+            qbsys = 'riscv64'
+        elif mach == 'qemuriscv32':
+            qbsys = 'riscv32'
 
         return 'qemu-system-%s' % qbsys