diff mbox series

[v2,1/2] dt-bindings: add description of Socionext EXIU interrupt controller

Message ID 20171106183437.18214-1-ard.biesheuvel@linaro.org
State Accepted
Commit 0ea04c7322b0dbbc4e7a862451855b10ef9922d3
Headers show
Series [v2,1/2] dt-bindings: add description of Socionext EXIU interrupt controller | expand

Commit Message

Ard Biesheuvel Nov. 6, 2017, 6:34 p.m. UTC
Add a description of the External Interrupt Unit (EXIU) interrupt
controller as found on the Socionext SynQuacer SoC.

Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>

---
 Documentation/devicetree/bindings/interrupt-controller/socionext,synquacer-exiu.txt | 32 ++++++++++++++++++++
 1 file changed, 32 insertions(+)

-- 
2.11.0

--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Comments

Rob Herring Nov. 6, 2017, 10:43 p.m. UTC | #1
On Mon, Nov 06, 2017 at 06:34:36PM +0000, Ard Biesheuvel wrote:
> Add a description of the External Interrupt Unit (EXIU) interrupt

> controller as found on the Socionext SynQuacer SoC.

> 

> Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>

> ---

>  Documentation/devicetree/bindings/interrupt-controller/socionext,synquacer-exiu.txt | 32 ++++++++++++++++++++

>  1 file changed, 32 insertions(+)

> 

> diff --git a/Documentation/devicetree/bindings/interrupt-controller/socionext,synquacer-exiu.txt b/Documentation/devicetree/bindings/interrupt-controller/socionext,synquacer-exiu.txt

> new file mode 100644

> index 000000000000..dc3778b6fbee

> --- /dev/null

> +++ b/Documentation/devicetree/bindings/interrupt-controller/socionext,synquacer-exiu.txt

> @@ -0,0 +1,32 @@

> +Socionext SynQuacer External Interrupt Unit (EXIU)

> +

> +The Socionext Synquacer SoC has an external interrupt unit (EXIU)

> +that forwards a block of 32 configurable input lines to 32 adjacent

> +level-high type GICv3 SPIs.

> +

> +Required properties:

> +

> +- compatible           : Should be "socionext,synquacer-exiu".

> +- reg                  : Specifies base physical address and size of the

> +                         control registers.

> +- interrupt-controller : Identifies the node as an interrupt controller.

> +- #interrupt-cells     : Specifies the number of cells needed to encode an

> +                         interrupt source. The value must be 3.

> +- interrupt-parent     : phandle of the GIC these interrupts are routed to.

> +- socionext,spi-base   : The SPI number of the first SPI of the 32 adjacent

> +                         ones the EXIU forwards its interrups to.

> +

> +Notes:

> +

> +- Only SPIs can use the EXIU as an interrupt parent.

> +

> +Example:

> +

> +	exiu: exiu@510c0000 {


interrupt-controller@...

With that,

Acked-by: Rob Herring <robh@kernel.org>


> +		compatible = "socionext,synquacer-exiu";

> +		reg = <0x0 0x510c0000 0x0 0x20>;

> +		interrupt-controller;

> +		interrupt-parent = <&gic>;

> +		#interrupt-cells = <3>;

> +		socionext,spi-base = <112>;

> +	};

> -- 

> 2.11.0

> 

--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff mbox series

Patch

diff --git a/Documentation/devicetree/bindings/interrupt-controller/socionext,synquacer-exiu.txt b/Documentation/devicetree/bindings/interrupt-controller/socionext,synquacer-exiu.txt
new file mode 100644
index 000000000000..dc3778b6fbee
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/socionext,synquacer-exiu.txt
@@ -0,0 +1,32 @@ 
+Socionext SynQuacer External Interrupt Unit (EXIU)
+
+The Socionext Synquacer SoC has an external interrupt unit (EXIU)
+that forwards a block of 32 configurable input lines to 32 adjacent
+level-high type GICv3 SPIs.
+
+Required properties:
+
+- compatible           : Should be "socionext,synquacer-exiu".
+- reg                  : Specifies base physical address and size of the
+                         control registers.
+- interrupt-controller : Identifies the node as an interrupt controller.
+- #interrupt-cells     : Specifies the number of cells needed to encode an
+                         interrupt source. The value must be 3.
+- interrupt-parent     : phandle of the GIC these interrupts are routed to.
+- socionext,spi-base   : The SPI number of the first SPI of the 32 adjacent
+                         ones the EXIU forwards its interrups to.
+
+Notes:
+
+- Only SPIs can use the EXIU as an interrupt parent.
+
+Example:
+
+	exiu: exiu@510c0000 {
+		compatible = "socionext,synquacer-exiu";
+		reg = <0x0 0x510c0000 0x0 0x20>;
+		interrupt-controller;
+		interrupt-parent = <&gic>;
+		#interrupt-cells = <3>;
+		socionext,spi-base = <112>;
+	};