[PULL,09/22] fpu/softfloat: improve comments on ARM NaN propagation

Message ID 20180221110523.859-10-alex.bennee@linaro.org
State Accepted
Commit 13894527f522caab4ec74334191ef29af975e521
Headers show
  • re-factor softfloat and add fp16 functions
Related show

Commit Message

Alex Bennée Feb. 21, 2018, 11:05 a.m.
Mention the pseudo-code fragment from which this is based.

Signed-off-by: Alex Bennée <alex.bennee@linaro.org>

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>



diff --git a/fpu/softfloat-specialize.h b/fpu/softfloat-specialize.h
index de2c5d5702..4be0fb21ba 100644
--- a/fpu/softfloat-specialize.h
+++ b/fpu/softfloat-specialize.h
@@ -445,9 +445,10 @@  static float32 commonNaNToFloat32(commonNaNT a, float_status *status)
 #if defined(TARGET_ARM)
 static int pickNaN(flag aIsQNaN, flag aIsSNaN, flag bIsQNaN, flag bIsSNaN,
-                    flag aIsLargerSignificand)
+                   flag aIsLargerSignificand)
-    /* ARM mandated NaN propagation rules: take the first of:
+    /* ARM mandated NaN propagation rules (see FPProcessNaNs()), take
+     * the first of:
      *  1. A if it is signaling
      *  2. B if it is signaling
      *  3. A (quiet)