From patchwork Wed Mar 21 16:32:21 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andre Przywara X-Patchwork-Id: 132219 Delivered-To: patch@linaro.org Received: by 10.46.84.29 with SMTP id i29csp2356038ljb; Wed, 21 Mar 2018 09:34:58 -0700 (PDT) X-Google-Smtp-Source: AG47ELvC+hoIm9F8c82EKcxqw1gUOFj6V4koyaJKLthOt/HLrLI4E+SnWi1En6MBVbgt6FPFXC6H X-Received: by 2002:a24:f685:: with SMTP id u127-v6mr4767732ith.131.1521650098834; Wed, 21 Mar 2018 09:34:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521650098; cv=none; d=google.com; s=arc-20160816; b=xYjdRaAIA28RYAulb1op/anvfHMfXFSkxIbG5ShT5tT80lvz1pJXFR3rVT1A4eZ1hC nXrsN55X4g2ZGw1QGXoLuxTvnjeFiD4KZtCbEFxjoPoO7BCo3yNAYNZ97c0+NSN/mPZk YiLfdjvVADOAx4X2E3RQYZKjNXsAOIzaPTcYJElJO2i8bHwankb7y0ptIoqZhXQCUnr6 fpufpBPBZEWjd0Y5c52OBjV1kGMeZSbJeyIqhnLXgUj3we0bMXJY2m9QntpgEdcvRYmz n2bQ9uJgIVgabIWH9eMYXafrCxp8uV+sUgp0W52WVxAy49PVqw6kNTex3vFDFbKS2GMx m5Xg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-unsubscribe:list-id :precedence:subject:references:in-reply-to:message-id:date:to:from :dkim-signature:arc-authentication-results; bh=ZDgFhZMHeq9MXY1M1DBGLD+pcGRNC0Vy60Hh3YB+8ZU=; b=QqJK2k+GEFC+entoLGXGDH8y//Nyxk2NQPl5kETX1DreLv6YmHfQuoxP6CTHmqtrgT fpjb6c5IWDt8Xhkj48A8aJYM2Lou7TxMxxGMAju6opd3vpfyNai88Dga+uu0B78FKDt5 NuSy/dfVA9AUSO23v4q+JSMot/IKSqtGQOGoJ2p1H4bED+VIyX/+c10vBc7+0qheBdby IM3Fm71ZQ6gkhP3r4aAFOWSbjAG+4kvB1Tt+yERb66lK4U4u+JhsvN27zm2kR7JkvcEJ XPj/Hq54SNKqdqwXIxotZnXveegs5bNB+/BcM59iwa4957BzwxyPHCk40KIvjjcZmAOn xmBw== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=DVXNkMj+; spf=pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.xenproject.org (lists.xenproject.org. [192.237.175.120]) by mx.google.com with ESMTPS id w125-v6si3467128itg.150.2018.03.21.09.34.58 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 21 Mar 2018 09:34:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) client-ip=192.237.175.120; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=DVXNkMj+; spf=pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.89) (envelope-from ) id 1eygfw-0002kx-VH; Wed, 21 Mar 2018 16:33:20 +0000 Received: from us1-rack-dfw2.inumbo.com ([104.130.134.6]) by lists.xenproject.org with esmtp (Exim 4.89) (envelope-from ) id 1eygfu-0002fE-JP for xen-devel@lists.xenproject.org; Wed, 21 Mar 2018 16:33:18 +0000 X-Inumbo-ID: 8557f92b-2d25-11e8-9728-bc764e045a96 Received: from mail-wr0-x244.google.com (unknown [2a00:1450:400c:c0c::244]) by us1-rack-dfw2.inumbo.com (Halon) with ESMTPS id 8557f92b-2d25-11e8-9728-bc764e045a96; Wed, 21 Mar 2018 17:33:01 +0100 (CET) Received: by mail-wr0-x244.google.com with SMTP id h2so5835550wre.12 for ; Wed, 21 Mar 2018 09:33:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=bCJ3mDLK3lhFOAC58hK9NXT/GfxltwLZ6xwi+Xzl8ro=; b=DVXNkMj+uXU7dlH3G1DWrdIueYBDX0zYoGxfR2YBLQwBPbgcOyi6Q4yZ5fUtK3A3sc joKUsmRuViJEN22Z0/U+aC8tT3gr/+vEOd/E0hEoVVlm3GX3a9+EJ9wpflAtHd3hlS5q 8LFMOJr9Vkdu4PqnOBKNznIjqssBsOD2UeWBs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=bCJ3mDLK3lhFOAC58hK9NXT/GfxltwLZ6xwi+Xzl8ro=; b=Nku9QhORzOJOM6H6vFY66ckVv9SxahbYGSQwLSv1yKP56+RPqI1vma91GgeQuHNzys zjpO/yY0x6LrsUa8BkEso+g/TpJ+vWC2DwZzheZgKLLNs8BtSFnembXv/mC4JKLl5gtP p9AnGu9caaZTGfQDn/o8hY/uqnu+CICucETdMGSj4hZxdl16KiKQsmant3Fejc/Sn7B+ 32rjxkZ5JC5gPZkVqxZcgImvZPgJ8zpuDb3EzkSCR9QjlH/01aM0KLHn+2JmLbxSfFkQ igGK6eN+sv73TnyrRPotlSQvWc3eKtwHGLD1sFBJ6hZGGYZLUMR5egDH1L1nd3mpwAVA WGwQ== X-Gm-Message-State: AElRT7Fl8ubMIhK5s8CW81l7tk/w8UEixWwxXl13ttHP6+4JiRu3vKLK lmTW892sY1o+P3HZaIP55U811A== X-Received: by 10.223.188.12 with SMTP id s12mr17044873wrg.266.1521649995093; Wed, 21 Mar 2018 09:33:15 -0700 (PDT) Received: from e104803-lin.lan (mail.andrep.de. [217.160.17.100]) by smtp.gmail.com with ESMTPSA id n64sm4423724wmd.11.2018.03.21.09.33.14 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 21 Mar 2018 09:33:14 -0700 (PDT) From: Andre Przywara To: Julien Grall , Stefano Stabellini Date: Wed, 21 Mar 2018 16:32:21 +0000 Message-Id: <20180321163235.12529-26-andre.przywara@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20180321163235.12529-1-andre.przywara@linaro.org> References: <20180321163235.12529-1-andre.przywara@linaro.org> Subject: [Xen-devel] [PATCH v3 25/39] ARM: new VGIC: Add SGIR register handler X-BeenThere: xen-devel@lists.xenproject.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Cc: xen-devel@lists.xenproject.org, Andre Przywara MIME-Version: 1.0 Errors-To: xen-devel-bounces@lists.xenproject.org Sender: "Xen-devel" Triggering an IPI via this register is v2 specific, so the implementation lives entirely in vgic-mmio-v2.c. This is based on Linux commit 55cc01fb9004, written by Andre Przywara. Signed-off-by: Andre Przywara Reviewed-by: Julien Grall Acked-by: Stefano Stabellini --- Changelog v2 ... v3: - fix target mask calculation Changelog v1 ... v2: - remove stray rebase artefact xen/arch/arm/vgic/vgic-mmio-v2.c | 45 +++++++++++++++++++++++++++++++++++++++- 1 file changed, 44 insertions(+), 1 deletion(-) diff --git a/xen/arch/arm/vgic/vgic-mmio-v2.c b/xen/arch/arm/vgic/vgic-mmio-v2.c index b333de9ed7..9ef80608c1 100644 --- a/xen/arch/arm/vgic/vgic-mmio-v2.c +++ b/xen/arch/arm/vgic/vgic-mmio-v2.c @@ -81,6 +81,49 @@ static void vgic_mmio_write_v2_misc(struct vcpu *vcpu, } } +static void vgic_mmio_write_sgir(struct vcpu *source_vcpu, + paddr_t addr, unsigned int len, + unsigned long val) +{ + struct domain *d = source_vcpu->domain; + unsigned int nr_vcpus = d->max_vcpus; + unsigned int intid = val & GICD_SGI_INTID_MASK; + unsigned long targets = (val & GICD_SGI_TARGET_MASK) >> + GICD_SGI_TARGET_SHIFT; + unsigned int vcpu_id; + + switch ( val & GICD_SGI_TARGET_LIST_MASK ) + { + case GICD_SGI_TARGET_LIST: /* as specified by targets */ + targets &= GENMASK(nr_vcpus - 1, 0); /* limit to existing VCPUs */ + break; + case GICD_SGI_TARGET_OTHERS: + targets = GENMASK(nr_vcpus - 1, 0); /* all, ... */ + targets &= ~(1U << source_vcpu->vcpu_id); /* but self */ + break; + case GICD_SGI_TARGET_SELF: /* this very vCPU only */ + targets = (1U << source_vcpu->vcpu_id); + break; + case 0x3: /* reserved */ + return; + } + + for_each_set_bit( vcpu_id, &targets, 8 ) + { + struct vcpu *vcpu = d->vcpu[vcpu_id]; + struct vgic_irq *irq = vgic_get_irq(d, vcpu, intid); + unsigned long flags; + + spin_lock_irqsave(&irq->irq_lock, flags); + + irq->pending_latch = true; + irq->source |= 1U << source_vcpu->vcpu_id; + + vgic_queue_irq_unlock(d, irq, flags); + vgic_put_irq(d, irq); + } +} + static unsigned long vgic_mmio_read_target(struct vcpu *vcpu, paddr_t addr, unsigned int len) { @@ -173,7 +216,7 @@ static const struct vgic_register_region vgic_v2_dist_registers[] = { vgic_mmio_read_config, vgic_mmio_write_config, 2, VGIC_ACCESS_32bit), REGISTER_DESC_WITH_LENGTH(GICD_SGIR, - vgic_mmio_read_raz, vgic_mmio_write_wi, 4, + vgic_mmio_read_raz, vgic_mmio_write_sgir, 4, VGIC_ACCESS_32bit), REGISTER_DESC_WITH_LENGTH(GICD_CPENDSGIR, vgic_mmio_read_raz, vgic_mmio_write_wi, 16,