From patchwork Thu Apr 12 11:14:15 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ulf Hansson X-Patchwork-Id: 133248 Delivered-To: patches@linaro.org Received: by 10.46.84.29 with SMTP id i29csp1573642ljb; Thu, 12 Apr 2018 04:14:56 -0700 (PDT) X-Received: by 10.46.150.135 with SMTP id q7mr361988lji.67.1523531696384; Thu, 12 Apr 2018 04:14:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1523531696; cv=none; d=google.com; s=arc-20160816; b=MChdkW8PMDc/CudkWpKDx+X6JrpXroW3F3qD7oPXo2UWbDUxFmdPe9Y27/WDGQek78 zvtNPwu3I4ITdx/XHUaD0yOEwTCzA7t5yJxhIwP8dyCYF6w3SB+P6FVqt6rTRO34wrRY 5pLZVLJb6rgXQfkSh/w7MWQggIykv2VU8Rkt62/VXfW92NxAs+Pm0r/Bmln81J1mLNTt ANGQpcmWNpkVlAQ1z82noWZjRp5Xvjr+98DAPyS8iGWBkcdifuoY08t+uhwfJzi/11BR rZOzD3Pb9gyIGMd/Mi/rvIhm7dkdjZIjnarWAJm1TwkdWve6261HQeXqsH5nag/Bvpr/ MB3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=9Rk0XsmJ8ZMwWIgsjyCup4TjKqspAVxuol9gCIzu2NQ=; b=uPemeg1VlA1TYRnKEgDa8rUQgtaL/kId2F90k+RBwKZvkx0tu0WD+0ir8a17MBNA1I aAsOYaaKK4fK5FRJRjn5Gm9Ys3DQJuuLCqZixPkovORfee5j1VvwTz79FB6u3pRitNau k+wjQbXFLrekp4Ogi03r0GyKTVVQ5WviEfG3tMFq8C47yvbZWe/cEHBah6VZ4KX5ROkt yFw3hvWg5cfWqObYiPm86TGqTQTUZbyT4jt4jr8LZI92B/OTnvGw+B3PUA/hpjUNLauP OJDRdHhb5+egLzo3WPXAn1KmaXmmYshjfyRrn0PKt9Ff86ZQbe0BD1Ap5rXWWml5pZ1G UE6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=JRbxE9yF; spf=pass (google.com: domain of ulf.hansson@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=ulf.hansson@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id e71-v6sor176753lfi.56.2018.04.12.04.14.56 for (Google Transport Security); Thu, 12 Apr 2018 04:14:56 -0700 (PDT) Received-SPF: pass (google.com: domain of ulf.hansson@linaro.org designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=JRbxE9yF; spf=pass (google.com: domain of ulf.hansson@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=ulf.hansson@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=9Rk0XsmJ8ZMwWIgsjyCup4TjKqspAVxuol9gCIzu2NQ=; b=JRbxE9yFGrussWZVzas77uzKIy3uK/7X73UhBafaLhxHxj5+sg9V2Ln0d1aHyajUcQ 41CtxwQ5InTewVjIZNhKBXOZt704N8kHK55icz9jYBcSuxOYptW9EbKzbc7VFPxR38RY 1wkfjTcTiqJv1dSSvY5oF71NOMF+1Y5hHrLds= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=9Rk0XsmJ8ZMwWIgsjyCup4TjKqspAVxuol9gCIzu2NQ=; b=IuYlo0OyGcF+npGMoVZ3/wnkfciNhbVdbBZEIe6/W8NCJiC9iXPlxPP36qr15ETsgX 30fYrVrBAtyTRRCrg8+Hdxbo7+nqzNOxt2aAZAKrYS5Lug0pGcQb1UVMFu0OumLUISe0 xyqXe2iOsS1r0kl0FdgFT+K92d45S5qaGK6ARM38ysv18Yxxtv8OsWM+bvApVQnFY98a 92mhlGSn+7/a2hAqIlVMOFEM5D/Ty+rru3QZtk10ATPB2l3TaRyDxDW4aGWhse7g59WY 2crWxul+AS+lXVw8e2/wm+/EMiwzdGg/wI4Q7U9f1QqmDVYpSXsShk5ayJvD+Ba+pZNQ +v+w== X-Gm-Message-State: ALQs6tCjq6vpB1PEUPyeWGNa17gvTSKJXfae+dLpgILzLXPK7/RN/jGm EThMAWweozZ8ch2A9ejzEHTEwY1D X-Google-Smtp-Source: AIpwx4+oizIAQjwuqY4opZcQAGIRiVpy20nn0UkfcUZiZkNEjgsnl5wrvpLQXQQt2Khn3T4TdIa29Q== X-Received: by 2002:a19:e917:: with SMTP id g23-v6mr5081151lfh.71.1523531696075; Thu, 12 Apr 2018 04:14:56 -0700 (PDT) Return-Path: Received: from localhost.localdomain (h-158-174-22-210.NA.cust.bahnhof.se. [158.174.22.210]) by smtp.gmail.com with ESMTPSA id r29sm543187lje.72.2018.04.12.04.14.54 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 12 Apr 2018 04:14:55 -0700 (PDT) From: Ulf Hansson To: "Rafael J . Wysocki" , Sudeep Holla , Lorenzo Pieralisi , Mark Rutland , linux-pm@vger.kernel.org Cc: Kevin Hilman , Lina Iyer , Lina Iyer , Ulf Hansson , Rob Herring , Daniel Lezcano , Thomas Gleixner , Vincent Guittot , Stephen Boyd , Juri Lelli , Geert Uytterhoeven , linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v7 10/26] dt: psci: Update DT bindings to support hierarchical PSCI states Date: Thu, 12 Apr 2018 13:14:15 +0200 Message-Id: <1523531671-27491-11-git-send-email-ulf.hansson@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1523531671-27491-1-git-send-email-ulf.hansson@linaro.org> References: <1523531671-27491-1-git-send-email-ulf.hansson@linaro.org> From: Lina Iyer Update DT bindings to represent hierarchical CPU and CPU PM domain idle states for PSCI. Also update the PSCI examples to clearly show how flattened and hierarchical idle states can be represented in DT. Cc: Lina Iyer Signed-off-by: Lina Iyer Co-developed-by: Ulf Hansson Signed-off-by: Ulf Hansson Reviewed-by: Rob Herring Reviewed-by: Sudeep Holla --- Documentation/devicetree/bindings/arm/psci.txt | 156 +++++++++++++++++++++++++ 1 file changed, 156 insertions(+) -- 2.7.4 diff --git a/Documentation/devicetree/bindings/arm/psci.txt b/Documentation/devicetree/bindings/arm/psci.txt index a2c4f1d..17aa3d3 100644 --- a/Documentation/devicetree/bindings/arm/psci.txt +++ b/Documentation/devicetree/bindings/arm/psci.txt @@ -105,7 +105,163 @@ Case 3: PSCI v0.2 and PSCI v0.1. ... }; +ARM systems can have multiple cores sometimes in hierarchical arrangement. +This often, but not always, maps directly to the processor power topology of +the system. Individual nodes in a topology have their own specific power states +and can be better represented in DT hierarchically. + +For these cases, the definitions of the idle states for the CPUs and the CPU +topology, must conform to the domain idle state specification [3]. The domain +idle states themselves, must be compatible with the defined 'domain-idle-state' +binding [1], and also need to specify the arm,psci-suspend-param property for +each idle state. + +DT allows representing CPUs and CPU idle states in two different ways - + +The flattened model as given in Example 1, lists CPU's idle states followed by +the domain idle state that the CPUs may choose. Note that the idle states are +all compatible with "arm,idle-state". + +Example 2 represents the hierarchical model of CPUs and domain idle states. +CPUs define their domain provider in their psci DT node. The domain controls +the power to the CPU and possibly other h/w blocks that would enter an idle +state along with the CPU. The CPU's idle states may therefore be considered as +the domain's idle states and have the compatible "arm,idle-state". Such domains +may also be embedded within another domain that may represent common h/w blocks +between these CPUs. The idle states of the CPU topology shall be represented as +the domain's idle states. + +In PSCI firmware v1.0, the OS-Initiated mode is introduced. In order to use it, +the hierarchical representation must be used. + +Example 1: Flattened representation of CPU and domain idle states + cpus { + #address-cells = <1>; + #size-cells = <0>; + + CPU0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0>; + enable-method = "psci"; + cpu-idle-states = <&CPU_PWRDN>, <&CLUSTER_RET>, + <&CLUSTER_PWRDN>; + }; + + CPU1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a57", "arm,armv8"; + reg = <0x100>; + enable-method = "psci"; + cpu-idle-states = <&CPU_PWRDN>, <&CLUSTER_RET>, + <&CLUSTER_PWRDN>; + }; + + idle-states { + CPU_PWRDN: cpu-power-down { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x000001>; + entry-latency-us = <10>; + exit-latency-us = <10>; + min-residency-us = <100>; + }; + + CLUSTER_RET: cluster-retention { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x1000010>; + entry-latency-us = <500>; + exit-latency-us = <500>; + min-residency-us = <2000>; + }; + + CLUSTER_PWRDN: cluster-power-down { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x1000030>; + entry-latency-us = <2000>; + exit-latency-us = <2000>; + min-residency-us = <6000>; + }; + }; + + psci { + compatible = "arm,psci-0.2"; + method = "smc"; + }; + +Example 2: Hierarchical representation of CPU and domain idle states + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + CPU0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0>; + enable-method = "psci"; + power-domains = <&CPU_PD0>; + }; + + CPU1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a57", "arm,armv8"; + reg = <0x100>; + enable-method = "psci"; + power-domains = <&CPU_PD1>; + }; + + idle-states { + CPU_PWRDN: cpu-power-down { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x000001>; + entry-latency-us = <10>; + exit-latency-us = <10>; + min-residency-us = <100>; + }; + + CLUSTER_RET: cluster-retention { + compatible = "domain-idle-state"; + arm,psci-suspend-param = <0x1000010>; + entry-latency-us = <500>; + exit-latency-us = <500>; + min-residency-us = <2000>; + }; + + CLUSTER_PWRDN: cluster-power-down { + compatible = "domain-idle-state"; + arm,psci-suspend-param = <0x1000030>; + entry-latency-us = <2000>; + exit-latency-us = <2000>; + min-residency-us = <6000>; + }; + }; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + + CPU_PD0: cpu-pd0 { + #power-domain-cells = <0>; + domain-idle-states = <&CPU_PWRDN>; + power-domains = <&CLUSTER_PD>; + }; + + CPU_PD1: cpu-pd1 { + #power-domain-cells = <0>; + domain-idle-states = <&CPU_PWRDN>; + power-domains = <&CLUSTER_PD>; + }; + + CLUSTER_PD: cluster-pd { + #power-domain-cells = <0>; + domain-idle-states = <&CLUSTER_RET>, <&CLUSTER_PWRDN>; + }; + }; + [1] Kernel documentation - ARM idle states bindings Documentation/devicetree/bindings/arm/idle-states.txt [2] Power State Coordination Interface (PSCI) specification http://infocenter.arm.com/help/topic/com.arm.doc.den0022c/DEN0022C_Power_State_Coordination_Interface.pdf +[3]. PM Domains description + Documentation/devicetree/bindings/power/power_domain.txt