From patchwork Fri May 18 09:28:00 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rui Miguel Silva X-Patchwork-Id: 136265 Delivered-To: patch@linaro.org Received: by 2002:a2e:9706:0:0:0:0:0 with SMTP id r6-v6csp998250lji; Fri, 18 May 2018 02:28:47 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrNIaBrj0p/Vk/D1qFI1uY4Q89QhFOM+XXtr7bu16eOw/ma3b+nRj4hawHIQgrv4BtBp3ij X-Received: by 2002:a17:902:e85:: with SMTP id 5-v6mr8829975plx.318.1526635727133; Fri, 18 May 2018 02:28:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526635727; cv=none; d=google.com; s=arc-20160816; b=ML7V7lQWRtgEznsHe5JHjVTkA/HLVRkFE5xpJF/e7DeKKt5Hh4Of387P6IT2O3JV0o IWbhGkFwb5dnzrdNobwXSfFUnG9jmpYTFUgZin2LKvHvNGZAFCxlGyZk/uxGpsAhEZ6U DK8Fy/6Ji6tmLBYsyntPKMPOj3lD3EsYWFjaScBOJEU9Fy3RymhcFJjqogoaI2ZUg7qs wUYR7K3teAv8aCIpwNyxwX2AjQOUhsWX4h1jVAownDT7OHqei8ebdRzZsaMIuT6as+qy o5dS6Hi446ArNKkMUS+Ugf1xCcr+VKLx2iadF6RGNzGHgq1njFkesGIO3bj81EXlX3qt sxQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=mRINOaIeRQAxRimyB0OiELoWQMiY3vgKtPaIJA9oyBY=; b=t4dsmBmNDJbIPEs6KIGRZvh26CSRmz93NPVKWXYEjOwynnVL6DlSFcNVQ/F3uxn712 7/oRd/oSdcNbYAFRIufnMqr+88Jnw4I9WClcQpN4CGU1WDFglc1e6UpgBf9kLrdUGKD4 erDL8u33OiwrCQ7JpHRZbtydw2KuqLEuppi38cu0X+f+6r4h/0IWoj9Zg3jiXd8WIEO6 QelzQu073leFmjQqbJjW0HZo3kRJQzWepdHuj4gpbWBs/GxD/WdcZTuQLahqZmKz1ZWo BXcIBP0uRQoOX6WuaHVURej0Ft0Gqv2PYY8IVFfZR4U2Y4nw7/XE4otpXJU3a+Lff3nd Hmdg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TGI8Nzr4; spf=pass (google.com: best guess record for domain of linux-media-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-media-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 33-v6si7053191plk.83.2018.05.18.02.28.46; Fri, 18 May 2018 02:28:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-media-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TGI8Nzr4; spf=pass (google.com: best guess record for domain of linux-media-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-media-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753186AbeERJ2n (ORCPT + 4 others); Fri, 18 May 2018 05:28:43 -0400 Received: from mail-wm0-f66.google.com ([74.125.82.66]:52017 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752910AbeERJ2j (ORCPT ); Fri, 18 May 2018 05:28:39 -0400 Received: by mail-wm0-f66.google.com with SMTP id j4-v6so13070129wme.1 for ; Fri, 18 May 2018 02:28:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=mRINOaIeRQAxRimyB0OiELoWQMiY3vgKtPaIJA9oyBY=; b=TGI8Nzr4LHFjio6mpFqjhgR9CNRRhtSH7IkOKhwcsU8L2DBuYaXcUBunRmizSXb0UM I/iipqNNMo0F4vGDxcSfco8FDltMC8mxUTDah3SGQUqJQrVa055+iNqoTbpyk+M+HdHr xxuzWvDb67ZMQwsJFxUePuUOPbN1Q1tOmpnBA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=mRINOaIeRQAxRimyB0OiELoWQMiY3vgKtPaIJA9oyBY=; b=jKhCRwR78sFHzW3p4QB8xa/D8RQj8SIfxVPu593ikdpX6rrpr6/Rzgqd/kKiGS7nXg Z8QSiuzSmMNlWzU3Ne+LTRrMFvpCrQbysPvcPEsSibOuNeuRr3p2w7oMPhaZofhJzoS0 9R71pYWOmuJCs4VhRBmXFzAx8QGmtl+68raLhiNWfIrUL4ZQuOifu1eUCu7i7tbmXAfd KuZbEHB96PZJfP9/+Fq+0JQcIShAg5MFM+ZtOEQ9lrcKfleRSNkXRwe5j7qzrdWQP0OJ FFa29Ibd66WGPBs+X7AgMhW6lj/4edpFp9ujGr+rKf2rdsq908xLcXZV0KN1KUMeU2yX E/bA== X-Gm-Message-State: ALKqPwdC3bFAZbEApkkMletJ+8YtRoe6ypvCWMpddcNDplyOzpCgeWhB aKMNqKllxExq8lmoueiFiHYlGg== X-Received: by 2002:a1c:3287:: with SMTP id y129-v6mr3790007wmy.22.1526635717363; Fri, 18 May 2018 02:28:37 -0700 (PDT) Received: from arch-late.local (a109-49-46-234.cpe.netcabo.pt. [109.49.46.234]) by smtp.gmail.com with ESMTPSA id d125-v6sm6544514wmd.24.2018.05.18.02.28.35 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 18 May 2018 02:28:36 -0700 (PDT) From: Rui Miguel Silva To: mchehab@kernel.org, sakari.ailus@linux.intel.com, Steve Longerbeam , Philipp Zabel , Rob Herring Cc: linux-media@vger.kernel.org, devel@driverdev.osuosl.org, Shawn Guo , Fabio Estevam , devicetree@vger.kernel.org, Greg Kroah-Hartman , Ryan Harkin , linux-clk@vger.kernel.org, Rui Miguel Silva Subject: [PATCH v5 06/12] media: dt-bindings: add bindings for i.MX7 media driver Date: Fri, 18 May 2018 10:28:00 +0100 Message-Id: <20180518092806.3829-7-rui.silva@linaro.org> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180518092806.3829-1-rui.silva@linaro.org> References: <20180518092806.3829-1-rui.silva@linaro.org> Sender: linux-media-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-media@vger.kernel.org Add bindings documentation for i.MX7 media drivers. Signed-off-by: Rui Miguel Silva --- .../devicetree/bindings/media/imx7.txt | 125 ++++++++++++++++++ 1 file changed, 125 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/imx7.txt -- 2.17.0 diff --git a/Documentation/devicetree/bindings/media/imx7.txt b/Documentation/devicetree/bindings/media/imx7.txt new file mode 100644 index 000000000000..a26372630377 --- /dev/null +++ b/Documentation/devicetree/bindings/media/imx7.txt @@ -0,0 +1,125 @@ +Freescale i.MX7 Media Video Device +================================== + +mipi_csi2 node +-------------- + +This is the device node for the MIPI CSI-2 receiver core in i.MX7 SoC. It is +compatible with previous version of Samsung D-phy. + +Required properties: + +- compatible : "fsl,imx7-mipi-csi2"; +- reg : base address and length of the register set for the device; +- interrupts : should contain MIPI CSIS interrupt; +- clocks : list of clock specifiers, see + Documentation/devicetree/bindings/clock/clock-bindings.txt for details; +- clock-names : must contain "pclk", "wrap" and "phy" entries, matching + entries in the clock property; +- power-domains : a phandle to the power domain, see + Documentation/devicetree/bindings/power/power_domain.txt for details. +- reset-names : should include following entry "mrst"; +- resets : a list of phandle, should contain reset entry of + reset-names; +- phy-supply : from the generic phy bindings, a phandle to a regulator that + provides power to MIPI CSIS core; +- bus-width : maximum number of data lanes supported (SoC specific); + +Optional properties: + +- clock-frequency : The IP's main (system bus) clock frequency in Hz, default + value when this property is not specified is 166 MHz; + +port node +--------- + +- reg : (required) can take the values 0 or 1, where 0 is the + related sink port and port 1 should be the source one; + +endpoint node +------------- + +- data-lanes : (required) an array specifying active physical MIPI-CSI2 + data input lanes and their mapping to logical lanes; the + array's content is unused, only its length is meaningful; + +- fsl,csis-hs-settle : (optional) differential receiver (HS-RX) settle time; + +example: + + mipi_csi: mipi-csi@30750000 { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx7-mipi-csi2"; + reg = <0x30750000 0x10000>; + interrupts = ; + clocks = <&clks IMX7D_IPG_ROOT_CLK>, + <&clks IMX7D_MIPI_CSI_ROOT_CLK>, + <&clks IMX7D_MIPI_DPHY_ROOT_CLK>; + clock-names = "pclk", "wrap", "phy"; + clock-names = "mipi", "phy"; + clock-frequency = <166000000>; + power-domains = <&pgc_mipi_phy>; + phy-supply = <®_1p0d>; + resets = <&src IMX7_RESET_MIPI_PHY_MRST>; + reset-names = "mrst"; + bus-width = <4>; + fsl,csis-hs-settle = <3>; + fsl,csis-clk-settle = <0>; + + port@0 { + reg = <0>; + + mipi_from_sensor: endpoint { + remote-endpoint = <&ov2680_to_mipi>; + data-lanes = <1>; + }; + }; + + port@1 { + reg = <1>; + + mipi_vc0_to_csi_mux: endpoint { + remote-endpoint = <&csi_mux_from_mipi_vc0>; + }; + }; + }; + + +csi node +-------- + +This is device node for the CMOS Sensor Interface (CSI) which enables the chip +to connect directly to external CMOS image sensors. + +Required properties: + +- compatible : "fsl,imx7-csi"; +- reg : base address and length of the register set for the device; +- interrupts : should contain CSI interrupt; +- clocks : list of clock specifiers, see + Documentation/devicetree/bindings/clock/clock-bindings.txt for details; +- clock-names : must contain "axi", "mclk" and "dcic" entries, matching + entries in the clock property; + +example: + + csi: csi@30710000 { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx7-csi"; + reg = <0x30710000 0x10000>; + interrupts = ; + clocks = <&clks IMX7D_CLK_DUMMY>, + <&clks IMX7D_CSI_MCLK_ROOT_CLK>, + <&clks IMX7D_CLK_DUMMY>; + clock-names = "axi", "mclk", "dcic"; + + port { + csi_from_csi_mux: endpoint { + remote-endpoint = <&csi_mux_to_csi>; + }; + }; + };