From patchwork Mon Jun 11 04:42:59 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 138215 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp3899120lji; Mon, 11 Jun 2018 03:54:57 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJ3Pw3sImVix6bw9g3QZgtmW2v8LPL7z9BFiKjRaEy2b1lkhzEwmEZma+0y7tBVliK6xwDn X-Received: by 2002:a50:aada:: with SMTP id r26-v6mr18301555edc.124.1528714497051; Mon, 11 Jun 2018 03:54:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528714497; cv=none; d=google.com; s=arc-20160816; b=PWkzUoH40lbvUcW6sZ0NjwLmKCoBpWgFmPLssieMolxbowY3wCQaY3eL/p9/Jrgj5t OKNZRLHM+CtsVSEDgViUK5SU57WQvPSmUyxv3uFB6pRQztUeSyBQaMESusDEvlmJJ2fD CYLK5MJGaCGPlpV1TKR8Huana9OvZd0jzkxSSdTSIXNq6QcIcOetAdBQhNNgRjXoiSY8 0v9PBc3yfRk5f+CIVggVkOVIYo9+Ps09eunehoVGJTIgXIKJu20+sNhAkEM12DpCIWh3 T6LDB2lpesDUNmFnDt2bZEgk8WUBZM2JONKrFhDfunlQfmuBLmMwuZA+tIWXh5JewYNp ZeOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:cc:references:in-reply-to:message-id :date:to:from:dkim-signature:arc-authentication-results; bh=U3XelDC47x3KnmKYMPZeaa3lQ8AMDwRAiQFX7eWdVLY=; b=AD13fge+mLaSTRH7WkycIRIBCAD2rJ1rXSgbBQ6q2a7GmVGaNQ2JUFQpda3Fde/BoU MgVo/j293nr33XS3Q+DUNtU30etYpNJXdkfLP/K7UuRRNef5SYfg8d0N/MYhvAboiULH g8sdmRgaBCLUWFdzPFyRWlOeeLLsvF7l7RTo/XPWsM5CetrbUfqteM+c4BI/ogUeO7JH zaBVoeSKSK5jJoLK2b+s1Q0duBmqDV4a6WA49CbhNtzvq7Z2/lTCww7hs6hHGFbq4a+A APi4vTMHTflF3cFfBauo+Tr0Td9xiVL/SabYEmadMvXKEaEuaxWVkEiE/0geLpRAFkFM nAyg== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=gxsklQJo; spf=pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.denx.de (dione.denx.de. [81.169.180.215]) by mx.google.com with ESMTP id 92-v6si884013ede.194.2018.06.11.03.54.56; Mon, 11 Jun 2018 03:54:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) client-ip=81.169.180.215; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=gxsklQJo; spf=pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: by lists.denx.de (Postfix, from userid 105) id 7FF34C21D72; Mon, 11 Jun 2018 10:54:19 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id A487DC21E02; Mon, 11 Jun 2018 10:52:56 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id F1FF6C21BE5; Mon, 11 Jun 2018 04:43:44 +0000 (UTC) Received: from mail-pl0-f51.google.com (mail-pl0-f51.google.com [209.85.160.51]) by lists.denx.de (Postfix) with ESMTPS id 5F314C21C27 for ; Mon, 11 Jun 2018 04:43:44 +0000 (UTC) Received: by mail-pl0-f51.google.com with SMTP id w17-v6so11578784pll.9 for ; Sun, 10 Jun 2018 21:43:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2G9lB33C4TgYRlUGbWuXy+SkDc8MMpTuCyDve3NeWhA=; b=gxsklQJoPvpbwG34ZotI4WcL0WXEC3FePs8qqYX0MC4vvXe6JuQTJit9FRmoovftEE gZd2vb3Eopgf87hEAYPdodUJMazFKgwb0CuB5qY2RFD2DFvL0GPsO/gYAV2KyLomGNAz hLSVLblcWcD+vMPhADo4wQmR8QT72sKO2jszA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2G9lB33C4TgYRlUGbWuXy+SkDc8MMpTuCyDve3NeWhA=; b=L2BW0L7ARgqqhISDaV9JFP0QmuNEE5Xi5pqCwP1sCRCUiuntzHDCvwQpXEPdQkZ6zv l8f+nVDu6GJ/mM/rbjWYAfhfHKQbjQ4BMsrE66NYj2/aCylBXz9sZYINj1H35ps2lFFJ 2vnk2FJvTT4RyS+ob39wNP7qGTfnoy9GX2bnKzuNSCKeZ+cEU5SPKBbAGd56i2bndLlE 1itwGUPT3IIWxPCWCHo4/0D7l7uYKA9w5ruoI4RZEjsgyRsnfK/WkWCEpgXInBarm3ek KnSFMIEFv4yqv16BKilcvkazkzw3dqc3xox6YXZCVbGQUJ+yRVwQNYoRbmTTqdrAFHm8 qgPQ== X-Gm-Message-State: APt69E3GO8e65ulkjk9h8lQHa0B1toGSsy38xYxfz+ZzHqvCu/39WCKC 8ME9FSxHPFKyXLe/zbrwVZvei5jy2A== X-Received: by 2002:a17:902:b7c4:: with SMTP id v4-v6mr16806132plz.188.1528692222812; Sun, 10 Jun 2018 21:43:42 -0700 (PDT) Received: from localhost.localdomain ([2405:204:714c:560c:5161:793c:10bb:7502]) by smtp.gmail.com with ESMTPSA id j15-v6sm35232298pgv.17.2018.06.10.21.43.36 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 10 Jun 2018 21:43:42 -0700 (PDT) From: Manivannan Sadhasivam To: u-boot@lists.denx.de Date: Mon, 11 Jun 2018 10:12:59 +0530 Message-Id: <20180611044305.4009-4-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180611044305.4009-1-manivannan.sadhasivam@linaro.org> References: <20180611044305.4009-1-manivannan.sadhasivam@linaro.org> X-Mailman-Approved-At: Mon, 11 Jun 2018 10:52:50 +0000 Cc: daniel.thompson@linaro.org, bdong@ucrobotics.com, thomas.liau@actions-semi.com, hzhang@ucrobotics.com, amit.kucheria@linaro.org, liuwei@actions-semi.com, afaerber@suse.de, jeff.chen@actions-semi.com, mp-cs@actions-semi.com Subject: [U-Boot] [PATCH 3/9] dt-bindings: clock: Add S900 CMU register definitions X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" This commit adds Actions Semi S900 CMU register definitions to clock bindings. --- include/dt-bindings/clock/s900_cmu.h | 77 ++++++++++++++++++++++++++++ 1 file changed, 77 insertions(+) create mode 100644 include/dt-bindings/clock/s900_cmu.h diff --git a/include/dt-bindings/clock/s900_cmu.h b/include/dt-bindings/clock/s900_cmu.h new file mode 100644 index 0000000000..2685a6df4a --- /dev/null +++ b/include/dt-bindings/clock/s900_cmu.h @@ -0,0 +1,77 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright (C) 2015 Actions Semi Co., Ltd. + * Copyright (C) 2018 Manivannan Sadhasivam + * + */ + +#ifndef _DT_BINDINGS_CLOCK_S900_CMU_H_ +#define _DT_BINDINGS_CLOCK_S900_CMU_H_ + +/* Module Clock ID */ +#define CLOCK_DDRCH1 0 +#define CLOCK_DMAC 1 +#define CLOCK_DDRCH0 2 +#define CLOCK_BROM 3 +#define CLOCK_NANDC0 4 +#define CLOCK_SD0 5 +#define CLOCK_SD1 6 +#define CLOCK_SD2 7 +#define CLOCK_DE 8 +#define CLOCK_LVDS 9 +#define CLOCK_EDP 10 +#define CLOCK_NANDC1 11 +#define CLOCK_DSI 12 +#define CLOCK_CSI0 13 +#define CLOCK_BISP 14 +#define CLOCK_CSI1 15 +#define CLOCK_SD3 16 +#define CLOCK_I2C4 17 +#define CLOCK_GPIO 18 +#define CLOCK_DMM 19 +#define CLOCK_I2STX 20 +#define CLOCK_I2SRX 21 +#define CLOCK_HDMIA 22 +#define CLOCK_SPDIF 23 +#define CLOCK_PCM0 24 +#define CLOCK_VDE 25 +#define CLOCK_VCE 26 +#define CLOCK_HDE 27 +#define CLOCK_SHARESRAM 28 +#define CLOCK_CMU_DDR1 29 +#define CLOCK_GPU3D 30 +#define CLOCK_CMUDDR0 31 +#define CLOCK_SPEED 32 +#define CLOCK_I2C5 33 +#define CLOCK_THERMAL 34 +#define CLOCK_HDMI 35 +#define CLOCK_PWM4 36 +#define CLOCK_PWM5 37 +#define CLOCK_UART0 38 +#define CLOCK_UART1 39 +#define CLOCK_UART2 40 +#define CLOCK_IRC 41 +#define CLOCK_SPI0 42 +#define CLOCK_SPI1 43 +#define CLOCK_SPI2 44 +#define CLOCK_SPI3 45 +#define CLOCK_I2C0 46 +#define CLOCK_I2C1 47 +#define CLOCK_PCM1 48 +#define CLOCK_IMX 49 +#define CLOCK_UART6 50 +#define CLOCK_UART3 51 +#define CLOCK_UART4 52 +#define CLOCK_UART5 53 +#define CLOCK_ETHERNET 54 +#define CLOCK_PWM0 55 +#define CLOCK_PWM1 56 +#define CLOCK_PWM2 57 +#define CLOCK_PWM3 58 +#define CLOCK_TIMER 59 +#define CLOCK_SE 60 +#define CLOCK_HDCP2TX 61 +#define CLOCK_I2C2 62 +#define CLOCK_I2C3 63 + +#endif