Message ID | 20180810095113.25292-6-manivannan.sadhasivam@linaro.org |
---|---|
State | New |
Headers | show
Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp3142775ljj; Fri, 10 Aug 2018 02:53:14 -0700 (PDT) X-Google-Smtp-Source: AA+uWPzJXYUkTA4z3ynFgbj1qzHbQf/maqW0Otv/i8dNxpYRjZ5mQAonauv72m83fY9KgLzsNgKX X-Received: by 2002:a17:902:7683:: with SMTP id m3-v6mr5426175pll.255.1533894794788; Fri, 10 Aug 2018 02:53:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533894794; cv=none; d=google.com; s=arc-20160816; b=U5AieUN9as+pXBmS9+Zxyi9O7Z07gRSsO9W4ioavUrpINwRk4mXiorUhIHS9EXdZqF JLKyxcvbe1iMe9xeXPO9uUOAacsMolKOaCNQmzMc8cfDRjmFsrObgITMnDTUz9/tTh5N zryEkepa7ydn8TE0u2NHJ8WpgVzHKCsrfeyZvOIkqcdVW4pvX0xKI2g0qC00mlFVbl+A fvMrS8sTHI6vl1em4PLBc8WdGjYg/ZrpDuavFheEEu3kNPvBAErCpYKdpIXF22OQjZTA iFs4Pd62UWaPzzU/kSZtedFIPonJrad4xoEYYB+psQNum5f+fuiYkLgIpYvu5kVt6UdW 9feg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=a051E4GqSMvmAhDqqTiyyKiddvx4SdUz+36qdsU6cPc=; b=KDI/XY2isgxprU9mgDqUELqqJGZOshvnF9X7Hg8EJ2zOruJ6096/72SdlgB21wLKk1 16anvlF/uNOq3Wo+/OXB0doyhLFTfU4k8FYr2KGSdOWJww7R6PyiNhs2GNijH63e62yk hUKwodc5jtNZoBFCVOLPmi/K2oqAxQ7a7CfkF8YCNZpw+U2hqfj459YgTQCEnk4omJbM 8d7WuM0rf6U4twsjmWpXRK1se+YSHpSR7lwrV0wxrxNHcEoWmhde0aVT3zQNcyALN+yg i7WnAazFZHasRNHIE7sb9a4vgI4ogW+BBlNi8Zuxu8Xhg6SCMhdmb7L5ypVN/bfFm7Yu NS4g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Z+M8RKSb; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: <devicetree-owner@vger.kernel.org> Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a20-v6si7814348pls.237.2018.08.10.02.53.14; Fri, 10 Aug 2018 02:53:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Z+M8RKSb; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727795AbeHJMWV (ORCPT <rfc822;fu.wei@linaro.org> + 5 others); Fri, 10 Aug 2018 08:22:21 -0400 Received: from mail-pl0-f68.google.com ([209.85.160.68]:34777 "EHLO mail-pl0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727209AbeHJMWV (ORCPT <rfc822; devicetree@vger.kernel.org>); Fri, 10 Aug 2018 08:22:21 -0400 Received: by mail-pl0-f68.google.com with SMTP id f6-v6so3848681plo.1 for <devicetree@vger.kernel.org>; Fri, 10 Aug 2018 02:53:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=a051E4GqSMvmAhDqqTiyyKiddvx4SdUz+36qdsU6cPc=; b=Z+M8RKSbwAwq6JFssKZQVhbVmb7zuGlIWivUzvwhLk/EoehPDEfQ5jdFW1tMJE3PvA MD2w1jamgkVjtT/XHEbx2/wesWGS1YT6zBHrXYRFftWVhqfcBHEjcao79QDywiUwtugq bgdPJm8Ox2YhO+r10ZGeBc9qvOBYRYR8qpaH4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=a051E4GqSMvmAhDqqTiyyKiddvx4SdUz+36qdsU6cPc=; b=dkqhG2QN/BEHPb8nmCs5yeXdd6lyXfpRps1cQc3eQEP7L3N+Yy7nY+Mu+exhZtlYLb BBT/kgeXAjnPaW7hwbeID3s+eOIvfE/l7dHnPE2ho4KNA/UwOlriCMLjeozzQ2xKulaK VNZvh1lkQfUIxe5MV9KWtrYlI4ZXO+CQbwuIG2HU64UNW1yiW8yLEsM7hNsG6uyfOk4Q JdZdDMf/KDvPf56Oma+Zq0M8rotrrwCpurFvWd+Sbshn/w9HiAOItKaZyqb7bJN/vfMI almvOMDKDJnEajqPsLWVwiGid/750DNTEDTSscNAsdoCYS7fiPGr/uS1sLPgj7KG/I/J QE3g== X-Gm-Message-State: AOUpUlGm6WJfOeWUmGshAM2MYvpWPW8+ih0KHhIUzIHJlGOykkhmPyh6 Jq5/k4gNyNzyZu1l33o1tFvB X-Received: by 2002:a17:902:740b:: with SMTP id g11-v6mr5544869pll.85.1533894792969; Fri, 10 Aug 2018 02:53:12 -0700 (PDT) Received: from localhost.localdomain ([2409:4072:6391:e983:9562:f5f7:1a60:4363]) by smtp.gmail.com with ESMTPSA id n83-v6sm25315120pfk.19.2018.08.10.02.53.01 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 10 Aug 2018 02:53:12 -0700 (PDT) From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> To: p.zabel@pengutronix.de, mturquette@baylibre.com, sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com, Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Subject: [PATCH v3 5/9] arm64: dts: actions: Add Reset Controller support for S700 SoC Date: Fri, 10 Aug 2018 15:21:09 +0530 Message-Id: <20180810095113.25292-6-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180810095113.25292-1-manivannan.sadhasivam@linaro.org> References: <20180810095113.25292-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: <devicetree.vger.kernel.org> X-Mailing-List: devicetree@vger.kernel.org |
Series |
[v3,1/9] clk: actions: Cache regmap info in private clock descriptor
|
expand
|
diff --git a/arch/arm64/boot/dts/actions/s700.dtsi b/arch/arm64/boot/dts/actions/s700.dtsi index 59d29e4ca404..30c4c6ea89ea 100644 --- a/arch/arm64/boot/dts/actions/s700.dtsi +++ b/arch/arm64/boot/dts/actions/s700.dtsi @@ -5,6 +5,7 @@ #include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/clock/actions,s700-cmu.h> +#include <dt-bindings/reset/actions,s700-reset.h> / { compatible = "actions,s700"; @@ -165,6 +166,7 @@ reg = <0x0 0xe0168000 0x0 0x1000>; clocks = <&hosc>, <&losc>; #clock-cells = <1>; + #reset-cells = <1>; }; sps: power-controller@e01b0100 {
Add reset controller property and bindings header for the Actions Semi S700 SoC DTS. Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> --- arch/arm64/boot/dts/actions/s700.dtsi | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.1