From patchwork Fri Aug 10 14:20:38 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rui Miguel Silva X-Patchwork-Id: 143932 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp15842ljj; Fri, 10 Aug 2018 07:21:46 -0700 (PDT) X-Google-Smtp-Source: AA+uWPzRInVY8XHEKyV/OytmBtew5/RbddgInvH2JJeGRoOfeDyrqvZ5dRUP5854D3rHpBB4ul/l X-Received: by 2002:a63:9d47:: with SMTP id i68-v6mr6712701pgd.172.1533910906181; Fri, 10 Aug 2018 07:21:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533910906; cv=none; d=google.com; s=arc-20160816; b=qGOf6apNirsBYXwSIEr79rIE1EOEu0Bu5gzO5FM0VpkPFdd+A2BwhByuJDcbFuiJj3 LqW4UN1GV936j5+3B8SOZbRszYIXY9hV38AJhghmMA8GDQQd1Q2fO/5JK5RsXYmey5t7 EAJXAd0DgwZtYlkCZAsLWr3FYP8gdzTytTSS9CZriq+zWZ7qkIp4ZLXjudG9tQu9RDBI ojHzXSIOcDatS1l19vlw3PFL2rsIMO5O7Ag/nn8xKuP3BaMmaGGGSBXXY69YLzTYJTTT IReHp0GRXjUmRRq7rodJLLiJAxjOksyUBbptsj18dVbkyV7Tae6IRJkR6eIvZwuj6Ook r3AQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=3UAuu8AcB2JROHa7rDH89mRDQ/ZRWDGnlnsEFrkHGFw=; b=HAgjEl2oU7nJqq6w5OOrXZ6JFQGkNtFsXax33sKaQ9UVGKP8c7I7OX15y769Mh68RJ vr+lUaktDvsxS73pZ2CGLzM/eWTqO74szqNljnOyJjVTgDKgIGppAuX4HDIbcVek3Wqj gOseC6lAvkUMVFzHZ3sfuXXCA9FYTUCfnQ0kIAJGrfS2VY+CkmYhuqpeL9phY0upyU+/ SOemHm76VDCIBVLZNerENVQnJD0FaLD9IOx+G81fBSvpgI5oe/ZSAzzVPtR7XzganLJa 1nit5GsorJhkVIcirxZq3Lq5oZqcroKjYNcig3WXA0B3pXtyls/Qou2t5IYq36JootN4 mTCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=i7qO4Cy1; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 91-v6si7981107ply.405.2018.08.10.07.21.45; Fri, 10 Aug 2018 07:21:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=i7qO4Cy1; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727869AbeHJQvv (ORCPT + 5 others); Fri, 10 Aug 2018 12:51:51 -0400 Received: from mail-wr1-f68.google.com ([209.85.221.68]:44470 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728160AbeHJQvv (ORCPT ); Fri, 10 Aug 2018 12:51:51 -0400 Received: by mail-wr1-f68.google.com with SMTP id r16-v6so8440487wrt.11 for ; Fri, 10 Aug 2018 07:21:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=3UAuu8AcB2JROHa7rDH89mRDQ/ZRWDGnlnsEFrkHGFw=; b=i7qO4Cy1SdGWa7UdcRFNHCYihPRmVJIRQM4l80vqa5lJWntzjhGVHSy/o2xnEKgp12 r/Z/xhwFsT56bEKsGHLi6bLUox6rMtmn6PZFGFU8vtq9mkV7NhWPL0yKy6WOkIZNY8Po Gk5zDRGUKKqPrIcNz01WNAtLiuuzYT9KYc1K0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=3UAuu8AcB2JROHa7rDH89mRDQ/ZRWDGnlnsEFrkHGFw=; b=gDoNq20sS91h1c5/YCZRcNMfPfWMnQXnA3SM/F4QjgB4VGO5fScwQb2EwYmhpqAWmH hPgtnxGxFjQlCXfzc6DdWLjq3nzHcd/qDs7uSbztsvJcG7jBdY/NEZ2y+ZQ/ct5j3e0q MfQeUD1MAB9T12VRmPZFzt3im4PAH7r+abMGMyNDNngSvYnUZ5/f8D7UTlrbkYc4iE4W TpeoEu8/7DWWkM+4dPcLMNcffGylfAb5HLYhOw18850NRC35qiQamC2VWYpyytYErn8k RNpimyHDIAoMp1kKwf63gRHTGl3FLlOMw4wUpEXMgnqSzm8gTxzFctSqeoKwGZdjr3aZ 1lXQ== X-Gm-Message-State: AOUpUlH/8XLW66HjAlkalglhnNqsqbhN2PALMLvFgHUTj+Xue7vdv9Cz dEoVLa4zbCTUfZLlZkcm7WhCPQ== X-Received: by 2002:adf:9405:: with SMTP id 5-v6mr4269900wrq.129.1533910903034; Fri, 10 Aug 2018 07:21:43 -0700 (PDT) Received: from arch-late.local (a109-49-46-234.cpe.netcabo.pt. [109.49.46.234]) by smtp.gmail.com with ESMTPSA id b13-v6sm13077578wrn.17.2018.08.10.07.21.41 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 10 Aug 2018 07:21:42 -0700 (PDT) From: Rui Miguel Silva To: mchehab@kernel.org, sakari.ailus@linux.intel.com, Philipp Zabel , Rob Herring Cc: linux-media@vger.kernel.org, devel@driverdev.osuosl.org, Fabio Estevam , devicetree@vger.kernel.org, Greg Kroah-Hartman , Ryan Harkin , Rui Miguel Silva Subject: [PATCH v7 05/12] media: dt-bindings: add bindings for i.MX7 media driver Date: Fri, 10 Aug 2018 15:20:38 +0100 Message-Id: <20180810142045.27657-6-rui.silva@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20180810142045.27657-1-rui.silva@linaro.org> References: <20180810142045.27657-1-rui.silva@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add bindings documentation for i.MX7 media drivers. The imx7 MIPI CSI2 and imx7 CMOS Sensor Interface. Reviewed-by: Rob Herring Signed-off-by: Rui Miguel Silva --- .../devicetree/bindings/media/imx7-csi.txt | 45 ++++++++++ .../bindings/media/imx7-mipi-csi2.txt | 90 +++++++++++++++++++ 2 files changed, 135 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/imx7-csi.txt create mode 100644 Documentation/devicetree/bindings/media/imx7-mipi-csi2.txt -- 2.18.0 Acked-by: Sakari Ailus - diff --git a/Documentation/devicetree/bindings/media/imx7-csi.txt b/Documentation/devicetree/bindings/media/imx7-csi.txt new file mode 100644 index 000000000000..171b089ee91f --- /dev/null +++ b/Documentation/devicetree/bindings/media/imx7-csi.txt @@ -0,0 +1,45 @@ +Freescale i.MX7 CMOS Sensor Interface +===================================== + +csi node +-------- + +This is device node for the CMOS Sensor Interface (CSI) which enables the chip +to connect directly to external CMOS image sensors. + +Required properties: + +- compatible : "fsl,imx7-csi"; +- reg : base address and length of the register set for the device; +- interrupts : should contain CSI interrupt; +- clocks : list of clock specifiers, see + Documentation/devicetree/bindings/clock/clock-bindings.txt for details; +- clock-names : must contain "axi", "mclk" and "dcic" entries, matching + entries in the clock property; + +The device node shall contain one 'port' child node with one child 'endpoint' +node, according to the bindings defined in: + Documentation/devicetree/bindings/media/video-interfaces.txt. + +In the following example a remote endpoint is a video multiplexer. + +example: + + csi: csi@30710000 { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx7-csi"; + reg = <0x30710000 0x10000>; + interrupts = ; + clocks = <&clks IMX7D_CLK_DUMMY>, + <&clks IMX7D_CSI_MCLK_ROOT_CLK>, + <&clks IMX7D_CLK_DUMMY>; + clock-names = "axi", "mclk", "dcic"; + + port { + csi_from_csi_mux: endpoint { + remote-endpoint = <&csi_mux_to_csi>; + }; + }; + }; diff --git a/Documentation/devicetree/bindings/media/imx7-mipi-csi2.txt b/Documentation/devicetree/bindings/media/imx7-mipi-csi2.txt new file mode 100644 index 000000000000..71fd74ed3ec8 --- /dev/null +++ b/Documentation/devicetree/bindings/media/imx7-mipi-csi2.txt @@ -0,0 +1,90 @@ +Freescale i.MX7 Mipi CSI2 +========================= + +mipi_csi2 node +-------------- + +This is the device node for the MIPI CSI-2 receiver core in i.MX7 SoC. It is +compatible with previous version of Samsung D-phy. + +Required properties: + +- compatible : "fsl,imx7-mipi-csi2"; +- reg : base address and length of the register set for the device; +- interrupts : should contain MIPI CSIS interrupt; +- clocks : list of clock specifiers, see + Documentation/devicetree/bindings/clock/clock-bindings.txt for details; +- clock-names : must contain "pclk", "wrap" and "phy" entries, matching + entries in the clock property; +- power-domains : a phandle to the power domain, see + Documentation/devicetree/bindings/power/power_domain.txt for details. +- reset-names : should include following entry "mrst"; +- resets : a list of phandle, should contain reset entry of + reset-names; +- phy-supply : from the generic phy bindings, a phandle to a regulator that + provides power to MIPI CSIS core; + +Optional properties: + +- clock-frequency : The IP's main (system bus) clock frequency in Hz, default + value when this property is not specified is 166 MHz; +- fsl,csis-hs-settle : differential receiver (HS-RX) settle time; + +The device node should contain two 'port' child nodes with one child 'endpoint' +node, according to the bindings defined in: + Documentation/devicetree/bindings/ media/video-interfaces.txt. + The following are properties specific to those nodes. + +port node +--------- + +- reg : (required) can take the values 0 or 1, where 0 shall be + related to the sink port and port 1 shall be the source + one; + +endpoint node +------------- + +- data-lanes : (required) an array specifying active physical MIPI-CSI2 + data input lanes and their mapping to logical lanes; this + shall only be applied to port 0 (sink port), the array's + content is unused only its length is meaningful, + in this case the maximum length supported is 2; + +example: + + mipi_csi: mipi-csi@30750000 { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx7-mipi-csi2"; + reg = <0x30750000 0x10000>; + interrupts = ; + clocks = <&clks IMX7D_IPG_ROOT_CLK>, + <&clks IMX7D_MIPI_CSI_ROOT_CLK>, + <&clks IMX7D_MIPI_DPHY_ROOT_CLK>; + clock-names = "pclk", "wrap", "phy"; + clock-frequency = <166000000>; + power-domains = <&pgc_mipi_phy>; + phy-supply = <®_1p0d>; + resets = <&src IMX7_RESET_MIPI_PHY_MRST>; + reset-names = "mrst"; + fsl,csis-hs-settle = <3>; + + port@0 { + reg = <0>; + + mipi_from_sensor: endpoint { + remote-endpoint = <&ov2680_to_mipi>; + data-lanes = <1>; + }; + }; + + port@1 { + reg = <1>; + + mipi_vc0_to_csi_mux: endpoint { + remote-endpoint = <&csi_mux_from_mipi_vc0>; + }; + }; + };