From patchwork Fri Nov 16 10:39:45 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 151327 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp261643ljp; Fri, 16 Nov 2018 02:41:57 -0800 (PST) X-Google-Smtp-Source: AJdET5cxc1B968+vr0kSglHgQ8gnjNF0OOASxkKiu3WELfE9BfRxdPvz1IO8mO3MWFj6EH0N55p2 X-Received: by 2002:a17:906:474e:: with SMTP id j14-v6mr8242481ejs.55.1542364917051; Fri, 16 Nov 2018 02:41:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542364917; cv=none; d=google.com; s=arc-20160816; b=0RXagGYPWHM3RFSij/EW2KPdG3NDRdg9yIYGOZEvkfyGiSxi3fUhamMiAnhdgKhWtC 27YPp546iF0Ow7tuPZ4H2r5MK4vqKAET6i/ShXyPSX1UbfgGH10JvsqID1VFXHSxLbgw CV20xdvRgdlN6LaUTTK+KqNK6H3u4YFX7XCqWAxl51lfSZdjqUOIcynTmxZP9p77QcOx vETj1Lt5ZS20U17+pnJZCjGq0fQ3VYSuwd0tjgCf9gcPdJGKMycTNPT/xPu/PUdjZW3N kIoE6v0C5yt025r098uJyBbrqt2HoLW9ugosZ/9Q7aW9UJ9HwZICBgFRWBkBXeRQ3FBG j2SQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:cc:references:in-reply-to:message-id :date:to:from:dkim-signature; bh=qBsbF35KyiQ6m+3yOOkuGVskKc/rTXAOXJGzHhcs/fg=; b=CjpXpKz0/C6yF5pYM+bdRwopEV9sOUR4MpYme/OwMSaPEXGWryHPjIFQWoZQXmwNg3 69HseLilYajY6vsII5wn/ZP0fYIE7dB7qyV/AMvIq3tSyrQM7ZQ8TbIHQyzbZwg6zUqh JfvKPdrdvrVqZHV8mF09w39U6M8KL7bwlBWxtVMNQuP3FgSARQEl5fafWnDGrAWeRFyO WC3jvUspLQEKds8lTtTWYRtfr/PDWvdqZovIpX9wrQJhripjd1RmyZ0HRrvkl+Pc3bts BXy0slUIe5jqw+AU0CIPaCfZuaNaZSqp8j0YUPAAmZF9Y3ffIf1I1Htpfn3vZUJiy1Va r9KA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b="H5DF/b0Q"; spf=pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.denx.de (dione.denx.de. [81.169.180.215]) by mx.google.com with ESMTP id l24si350364edr.135.2018.11.16.02.41.56; Fri, 16 Nov 2018 02:41:57 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) client-ip=81.169.180.215; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b="H5DF/b0Q"; spf=pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: by lists.denx.de (Postfix, from userid 105) id 8FFD4C224EC; Fri, 16 Nov 2018 10:40:46 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=RCVD_IN_MSPIKE_H2, T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 0A2C5C224F3; Fri, 16 Nov 2018 10:40:16 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 33F59C224E6; Fri, 16 Nov 2018 10:40:06 +0000 (UTC) Received: from mail-wm1-f66.google.com (mail-wm1-f66.google.com [209.85.128.66]) by lists.denx.de (Postfix) with ESMTPS id ED53AC224E1 for ; Fri, 16 Nov 2018 10:40:02 +0000 (UTC) Received: by mail-wm1-f66.google.com with SMTP id r11-v6so21532399wmb.2 for ; Fri, 16 Nov 2018 02:40:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=oLp9ZZs9aCvjbUr7WBcd79aLnWxjPpZLbs2+aMbjkOE=; b=H5DF/b0QA+KqRNOjtzce8qEaWbOmkpxkVrfjrWqg04+DNzursdM5svQPfxeShr3Yar 4AZw1zru/zpHOj9qjCvZyRT8Of/ZOBSNY+8dXndTHq89VCNHIdi0NDcVTgE567F2M7pG VnFI4fdOY3V5mWmIVPP/+xB2vv82vUOUi6WMs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=oLp9ZZs9aCvjbUr7WBcd79aLnWxjPpZLbs2+aMbjkOE=; b=QKlOPTlo4nHwtfIC6G5ToUFH/YW0nk58rieuy+ZTj8m463X61oJ+9wCKn/GpvrtS/6 JCWZs9Sc2n8mgCIJJ/QNIxpNO39Emn8Zo5XxnNseo9RiicXu1EDx2qMNvbVI/qAgwX/W 9dfROvvdzcfxwvjDzAdD0SqVniSIQHpJerjOqBCK0uL9v2ZlFNmIzkO8+X2C8QmLv7EH +7MZ15HQgjIw6N7vPsWe0xKYog/vYuJT8393R0oL5cnZXEfeJ683dzhoKKn7tlKlE5M+ qU/HqX/TPNcBmBHPVccuXn1UaO/+yXesCdbC7ZXzny/ZERtfi/nmUzyEESF7Xk3ylIjw ijmQ== X-Gm-Message-State: AGRZ1gKTsyqUhsnO8VSKJWHCvVe7ju2Ant9MjfKhXbv162h+WMvibBPn eiH/MisQsZwqNNO6sIm9jdwgoQ== X-Received: by 2002:a1c:a6d7:: with SMTP id p206mr4105014wme.143.1542364802493; Fri, 16 Nov 2018 02:40:02 -0800 (PST) Received: from lmecxl0911.lme.st.com ([2a04:cec0:105d:3df6:606e:fa38:9819:9c69]) by smtp.gmail.com with ESMTPSA id f68sm13960857wmd.15.2018.11.16.02.40.00 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 16 Nov 2018 02:40:01 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: patrick.delaunay@st.com, albert.u.boot@aribaud.net, sjg@chromium.org, christophe.kerello@st.com, patrice.chotard@st.com Date: Fri, 16 Nov 2018 11:39:45 +0100 Message-Id: <20181116103947.11002-3-benjamin.gaignard@st.com> X-Mailer: git-send-email 2.15.0 In-Reply-To: <20181116103947.11002-1-benjamin.gaignard@st.com> References: <20181116103947.11002-1-benjamin.gaignard@st.com> Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de Subject: [U-Boot] [PATCH v3 2/4] clk: stm32: add hardware spinlock clock X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Benjamin Gaignard Add hardware spinlock in the list of the clocks. Signed-off-by: Benjamin Gaignard Reviewed-by: Simon Glass Reviewed-by: Patrice Chotard --- drivers/clk/clk_stm32mp1.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/drivers/clk/clk_stm32mp1.c b/drivers/clk/clk_stm32mp1.c index 6a8c7b754f..b7c5d34fe0 100644 --- a/drivers/clk/clk_stm32mp1.c +++ b/drivers/clk/clk_stm32mp1.c @@ -104,6 +104,7 @@ #define RCC_MP_APB2ENSETR 0XA08 #define RCC_MP_APB3ENSETR 0xA10 #define RCC_MP_AHB2ENSETR 0xA18 +#define RCC_MP_AHB3ENSETR 0xA20 #define RCC_MP_AHB4ENSETR 0xA28 /* used for most of SELR register */ @@ -534,6 +535,8 @@ static const struct stm32mp1_clk_gate stm32mp1_clk_gate[] = { STM32MP1_CLK_SET_CLR(RCC_MP_AHB2ENSETR, 8, USBO_K, _USBO_SEL), STM32MP1_CLK_SET_CLR(RCC_MP_AHB2ENSETR, 16, SDMMC3_K, _SDMMC3_SEL), + STM32MP1_CLK_SET_CLR(RCC_MP_AHB3ENSETR, 11, HSEM, _UNKNOWN_SEL), + STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 0, GPIOA, _UNKNOWN_SEL), STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 1, GPIOB, _UNKNOWN_SEL), STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 2, GPIOC, _UNKNOWN_SEL),