From patchwork Thu Nov 29 16:45:22 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 152408 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2602160ljp; Thu, 29 Nov 2018 08:45:37 -0800 (PST) X-Google-Smtp-Source: AFSGD/X1xBi3Q3vnmQQRwlaADkRLTq4LiqNsy2Ix7hC+G0w+rvVOTikFRCQ5z0E/5e9C9HB8f8Y4 X-Received: by 2002:a17:902:2bc5:: with SMTP id l63-v6mr2159293plb.241.1543509937589; Thu, 29 Nov 2018 08:45:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543509937; cv=none; d=google.com; s=arc-20160816; b=j/48EKNNy/w41fxwE+ynIuCEx0qdw+lMNHB0GUi28jQNsBCWB20zJ2DsGLzdDHgbAz JYIo0WdsiYcsuNg1tbzhXezLPH95gWwNuJq3LamaO0pHRiX7awydGKbiqqrSOJCa4c6J 7WZa69JbJcNNq0qYkoTpumyHo7cXkAWGUUD+xCrz50S1bCoZwVrjCllTvvG6BwXX7qlR KGFfvlSSLbm6C+NBceNZRXO0WwdHeaz9vXx2+pCr9NVWB7QFjR2wHekQ3AFqz2Knxkq4 SPVYOXZ9IVLvoEPtC2Z0rrIGqFYLiTGvyMV7MDhOubzriQEXZxAPxLnRloBmZ59fY+/2 +7Kw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=iLou7dz6KpGeOcdPws8u1aBOfWLU1UkVe4gPfxDCfrk=; b=S8CoR1CxR+uuPzGvGLBpn4on/HRsiyV75UIQhne/dU7JAOUbezIe1UOHzDlk7g/iVP v5B2rAR2g3NW5wuOD/0UhAp29frLJ7Oxu1MftrL3g326MnaUUGvW53/bJ8+ASzoeTTAL SUEGtBXcGb8m2cR8WjDhAYGmmWDHF5aciTZpRoyeE1cYub3aKaAYhRgic/zN60SE7Jrd Pihwc3AbQN2azgepfFDjpwqqxBFELgxEqIX5KsjXHIeaHFxJa+GYBBVWh5T+uFIjm8xI 0gfyki8bIoPb4do1zeMeXHigmoT+ObED+XPaw3lQ+x8waFX2mVUZKeSL14Lo8OBZLSE6 Tw5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=P1WlIP5K; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q24si2398981pgi.334.2018.11.29.08.45.36; Thu, 29 Nov 2018 08:45:37 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=P1WlIP5K; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729576AbeK3Dve (ORCPT + 6 others); Thu, 29 Nov 2018 22:51:34 -0500 Received: from mail-wr1-f65.google.com ([209.85.221.65]:36964 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729398AbeK3Dvd (ORCPT ); Thu, 29 Nov 2018 22:51:33 -0500 Received: by mail-wr1-f65.google.com with SMTP id j10so2590103wru.4 for ; Thu, 29 Nov 2018 08:45:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=iLou7dz6KpGeOcdPws8u1aBOfWLU1UkVe4gPfxDCfrk=; b=P1WlIP5Kc76QrXy9Wia3bb0nq5VTZ95vXfTAPbGbh+Spe23mkzMStCbqfraD7/eYRn kyxdINTXLrCLmXiQS//jVkrRP4FWTY4NMSLzQtIVETV7W3KDw/sq3jHxB7eEqUEA2ZYP gyaMbMqR7eBouti0krrLtdy3DNzYsoNZ2iazlpIMzMj2oGY+dQIXnADQwnxaPMhz72hL 1FyHYz3WLHE60GfSm3e3FWvN78k/Xybq1GErXWmFuW16zFHQNnYOcsRMova2pDrojQXn qtCLDT7nPczexkEIcHc2gAM1hm+b125Gfpb78zTLQJbM3GkEiqShUBUP1mX/LHu1+N4r qrzw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=iLou7dz6KpGeOcdPws8u1aBOfWLU1UkVe4gPfxDCfrk=; b=mGScNeEzo3XqJw1I5CElCokokjMsTtpPvNQf4+erZ4bxgUshCrJNWPTPVPBh2WsLfL T5SZ1ZdsPBF0na/Wni06wl4vskAQun6P3xjSCkHVyi6q+W57PKL3fLZM7nW6XqH1yZGU ilrs1Yz5KwQ8t19NuwiujvZk99JcYEvp/Ct3z+B/0hHT8c0wwnahIVD/7AYUrf/vTDmp S2FUm4N09pOjcsOqPzFbvO4AmHmku1XFkGa45bl8S7FjSjq8mKvOjbvE65y/tEDmcrjW KHr6XMNmvdk9quNG7V+PLH4sL40YEwPFP9YXA7RLRqG7lXw/dP/qe+FroJShAXenPlRM Qa9w== X-Gm-Message-State: AA+aEWaU4KQvOmCZKF3eLRBClggPOhLiomeek4CDPi+hsfnH/q20D37B 8BVMNnDmERIXd/ijwbJvkkxUeQ== X-Received: by 2002:a5d:63c3:: with SMTP id c3mr2053402wrw.215.1543509932876; Thu, 29 Nov 2018 08:45:32 -0800 (PST) Received: from boomer.lan (cag06-3-82-243-161-21.fbx.proxad.net. [82.243.161.21]) by smtp.googlemail.com with ESMTPSA id d4sm2721909wrp.89.2018.11.29.08.45.31 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 29 Nov 2018 08:45:32 -0800 (PST) From: Jerome Brunet To: Neil Armstrong , Carlo Caione , Kevin Hilman Cc: Jerome Brunet , linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/3] dt-bindings: clk: meson: add ao controller clock inputs Date: Thu, 29 Nov 2018 17:45:22 +0100 Message-Id: <20181129164524.18670-2-jbrunet@baylibre.com> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181129164524.18670-1-jbrunet@baylibre.com> References: <20181129164524.18670-1-jbrunet@baylibre.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add the clock inputs of amlogic AO clock controller Signed-off-by: Jerome Brunet --- .../devicetree/bindings/clock/amlogic,gxbb-aoclkc.txt | 8 +++++++- 1 file changed, 7 insertions(+), 1 deletion(-) -- 2.19.1 Reviewed-by: Stephen Boyd diff --git a/Documentation/devicetree/bindings/clock/amlogic,gxbb-aoclkc.txt b/Documentation/devicetree/bindings/clock/amlogic,gxbb-aoclkc.txt index 3a880528030e..c480db8f4793 100644 --- a/Documentation/devicetree/bindings/clock/amlogic,gxbb-aoclkc.txt +++ b/Documentation/devicetree/bindings/clock/amlogic,gxbb-aoclkc.txt @@ -11,6 +11,11 @@ Required Properties: - GXM (S912) : "amlogic,meson-gxm-aoclkc" - AXG (A113D, A113X) : "amlogic,meson-axg-aoclkc" followed by the common "amlogic,meson-gx-aoclkc" +- clocks: list of clock phandle, one for each entry clock-names. +- clock-names: should contain the following: + * "xtal" : the platform xtal + * "mpeg-clk" : the main clock controller mother clock (aka clk81) + * "ext-32k" : external 32kHz reference if any (optional) - #clock-cells: should be 1. @@ -40,8 +45,9 @@ ao_sysctrl: sys-ctrl@0 { compatible = "amlogic,meson-gxbb-aoclkc", "amlogic,meson-gx-aoclkc"; #clock-cells = <1>; #reset-cells = <1>; + clocks = <&xtal>, <&clkc CLKID_CLK81>; + clock-names = "xtal", "mpeg-clk"; }; -}; Example: UART controller node that consumes the clock and reset generated by the clock controller: