From patchwork Thu Nov 29 16:45:23 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 152409 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2602167ljp; Thu, 29 Nov 2018 08:45:38 -0800 (PST) X-Google-Smtp-Source: AFSGD/V7w39zIVfwZN0D7IIiSUBFeY5W/BDC2G8gQx8jdsR9hfa2Ek62uPvYF9J5r+LbSf0zOGLv X-Received: by 2002:a17:902:9897:: with SMTP id s23mr2065508plp.69.1543509937902; Thu, 29 Nov 2018 08:45:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543509937; cv=none; d=google.com; s=arc-20160816; b=WZLmIj4jYN7NWVUZYeUyzDTXT+yal81NiNvKuUpefUsjrnUJAsypPhT76vOv4GacC6 izf5nx+rZR3LSCeEAhkHcGSnBmHVhg1mQGc4VaGKGTbpSeh0yii10PlS9uIomFoebj/q 8HLnsJVJ+/9KMJ+j+Lal1Q7T1jJ5w8vwrRk4WU9jA4E2+JLsK3wK6ZRi3ck9fvJXdZrq SldWh9C95QlWXao6MSELZ8S2Vh4wuxdcsD4IZJf38PG8ZPuWsg0co/41dYWk4LN/fU4K T1leMTRXaIzut+Ye7ESRJNjUMLU23sT1Kr8Q78r9nsJvNyFJlejaXcp6OwyqUwpeB5OM Fhdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=/+HUPI7NCPEqxzAVa9O0IyRuOHGA1MJL83xJ5Lr9NJk=; b=pZ1OoRQrdprmRLLwEoyfddUreF1yauNTFCSORnCAuPp+YajewAc9P/9ZQXBqGtUBTB K5URlW8vYkEu7/GJfZ7mTNt0XTXqOU5WrfcwN1vgQ1zEtg3pRWD8/SbGRDShAgQ/nGbv 2sLlVbKY+UffCWOov8APeos2x6NeoXiTmpT7sReHd5i9mn6Ic47Za9YBAXXPWeX/u07L s1b5bTV8Z9m+qho8gmlOGmJ41Pt0+XSvfYbjZUeMFQv0VBkbvpRqcI+E/OZcB9CRnI6S qLfiUHkpm/WpLhu5+FEwR77dfvZ/yF/v+GyPYNSwmrklKmEDQSIOzJ3kUdftzRiFPNj1 cHFw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="DexfL2/9"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q24si2398981pgi.334.2018.11.29.08.45.37; Thu, 29 Nov 2018 08:45:37 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="DexfL2/9"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729661AbeK3Dve (ORCPT + 6 others); Thu, 29 Nov 2018 22:51:34 -0500 Received: from mail-wm1-f68.google.com ([209.85.128.68]:33437 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729584AbeK3Dve (ORCPT ); Thu, 29 Nov 2018 22:51:34 -0500 Received: by mail-wm1-f68.google.com with SMTP id r24so2140068wmh.0 for ; Thu, 29 Nov 2018 08:45:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=/+HUPI7NCPEqxzAVa9O0IyRuOHGA1MJL83xJ5Lr9NJk=; b=DexfL2/9SQxhAxCMBRCFlGSG/pDEM1J4Q+hNwIGIjaTtqeMBPQ5n+wffryGKuNY9zB 1wEP6MZX+SE7EUXl8E5Qc0MZy5GQVW8hUpROg0vsfEW5C48aouekelJnH6BvGQT8ndw2 ItJPX+6wpXWguzMw99mySU85i+enMh0uk6ZURmcQfpT2FkmIbTyC65vGaoDqaibhp3O3 vEIIHjuIZRhHqXz/KVFtb5lC0LgepyYddbSWaO+J+PjiI88BTKUpmXZeGSZEBCeg7pEs Ht6tbkaGJUnT5BoRjahl7FSMNSVeL8ReDBQTxwMDahOJVZ1QLT+RwEgar/904rs/I+Pc 1p0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=/+HUPI7NCPEqxzAVa9O0IyRuOHGA1MJL83xJ5Lr9NJk=; b=Caegjr3RThfzOg0kJYdszSxUZsJ3A7nrsMZIqsM2jkqfXmuldGZdXMRllQp6yHjYPY MrJzIAxcas1phWYBN2AoYDyLJKfnuGP94lOuz6sBdLfEXhOoBtrxBS3yJc9legqfT7ap rvSbkJKPCgsJYMgui3DN2mbJ/aax8PekEPAXo0EnR82twYnl41xUiw/VHNSqEq1CBu+b rrbFr9CCDCrTsuCthreAzqLvOkyqcZaC9aL9Gp8s9a9OfWgg8pB5wCHBOpN6ml6TwOOq /ofrFxaf2ewC0UxstiFKBTw2gI0zyC73U77PMbwjWHDRRmqiCYrGC7EoA9gSMoq5CpI3 36wQ== X-Gm-Message-State: AA+aEWbpqQRMPGYxw24sXEsTVm+K6A8bCoOKqlqd+HhVX0Avj+RwNpac OtpCR0RG8J/NQmGSMAEYOlKnWw== X-Received: by 2002:a1c:b687:: with SMTP id g129mr2353322wmf.59.1543509934245; Thu, 29 Nov 2018 08:45:34 -0800 (PST) Received: from boomer.lan (cag06-3-82-243-161-21.fbx.proxad.net. [82.243.161.21]) by smtp.googlemail.com with ESMTPSA id d4sm2721909wrp.89.2018.11.29.08.45.32 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 29 Nov 2018 08:45:33 -0800 (PST) From: Jerome Brunet To: Neil Armstrong , Carlo Caione , Kevin Hilman Cc: Jerome Brunet , linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/3] dt-bindings: clk: meson: add main controller clock input Date: Thu, 29 Nov 2018 17:45:23 +0100 Message-Id: <20181129164524.18670-3-jbrunet@baylibre.com> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181129164524.18670-1-jbrunet@baylibre.com> References: <20181129164524.18670-1-jbrunet@baylibre.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add the clock input of the main clock controller Signed-off-by: Jerome Brunet --- Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt | 3 +++ 1 file changed, 3 insertions(+) -- 2.19.1 diff --git a/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt b/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt index e950599566a9..79454869f96d 100644 --- a/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt +++ b/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt @@ -9,6 +9,8 @@ Required Properties: "amlogic,gxbb-clkc" for GXBB SoC, "amlogic,gxl-clkc" for GXL and GXM SoC, "amlogic,axg-clkc" for AXG SoC. +- clocks: phandle to the input clock of the controller, presumably the + platform xtal. - #clock-cells: should be 1. @@ -31,6 +33,7 @@ sysctrl: system-controller@0 { clkc: clock-controller { #clock-cells = <1>; compatible = "amlogic,gxbb-clkc"; + clocks = <&xtal> }; };