From patchwork Mon Jan 14 01:11:20 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 155405 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp3123104jaa; Sun, 13 Jan 2019 17:28:01 -0800 (PST) X-Google-Smtp-Source: ALg8bN5OoX9OKHz0ZvgjqQp843VDi7dqJFAcgNTy7/xp0TC2Hjk0K70Oqs4X5Lw/YKhL+FqrH9Fy X-Received: by 2002:adf:f848:: with SMTP id d8mr23455025wrq.178.1547429281896; Sun, 13 Jan 2019 17:28:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547429281; cv=none; d=google.com; s=arc-20160816; b=vQuDXNfRMiC1+rcONrDVQ71zolQ6YjtxEMX1AhpD2/+p0TRaj62cttKeSJEft8cpp2 WzTevwWXiq7KRwEVrK4cCCBp9JeuFt2Qsi45NrSrDYRWSrxvgmADVEyHXdyr721oN+UT J1tFj7/zbsiV2+PinQQqvJXZvaWeQxjaimQZ8pSD+KN9Am/yu3gAPcM0zPtE0MKJVV2y MN9NqFDzwsV0mEkr9o2uCB/KfXs503jywp0VFTHeuUpygAyUb6SCipBJWKxbao8NtUHD Vfr6i1IDST8J923EwvT5bs9pfTmZe1iY7Jg9aNzo5W0XmVvOcT66+/Ry54TSy1659tbN SAnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=b0Bd53fbJ2LZjbAcwZlwr3sBleKyMI9LmM/ZZ1rSte4=; b=GaGVCABOnOEAgevq7uB+3ulgkPKTrWcfYd4S7kdgAxGZjkn+3GWfrFHbGhzKgeGZml D9thYQwVhCug/CIVNu8WZ9DaZYRNuU/nTRQQhtCsPo3/2MueuwOBbC8X/Bktlnk8Ne7Z vj5I++Q3/8m5D+fXjktfkLjfoKFy5WEkOfoaaSteypR/nKEp2W1WftCLr4f6sZdENaTh Rc3ffpUWaOUrUyWbtUiVRrGzvsMlpQA22fHWg7cnkinM0R0Nuj/SvjGeMrF+yR9wcpYb lTPEdflqUrQYpqmr7xGMmcEHCAS+TPOkjfFBmy6kBBk1+a+4OiPGlWnjI9XsA5MC0cgW 5GOQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=WCyHgWDA; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 77si17596626wml.48.2019.01.13.17.28.01 for (version=TLS1 cipher=AES128-SHA bits=128/128); Sun, 13 Jan 2019 17:28:01 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=WCyHgWDA; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:58176 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gir2m-0000YH-SC for patch@linaro.org; Sun, 13 Jan 2019 20:28:00 -0500 Received: from eggs.gnu.org ([209.51.188.92]:37294) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1giqnv-0006HP-26 for qemu-devel@nongnu.org; Sun, 13 Jan 2019 20:12:40 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1giqnt-0001GF-Qb for qemu-devel@nongnu.org; Sun, 13 Jan 2019 20:12:38 -0500 Received: from mail-pf1-x444.google.com ([2607:f8b0:4864:20::444]:33365) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1giqnr-00017w-OG for qemu-devel@nongnu.org; Sun, 13 Jan 2019 20:12:37 -0500 Received: by mail-pf1-x444.google.com with SMTP id c123so9556670pfb.0 for ; Sun, 13 Jan 2019 17:12:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=b0Bd53fbJ2LZjbAcwZlwr3sBleKyMI9LmM/ZZ1rSte4=; b=WCyHgWDAIYn6QlNQEIhK6gcSiY40uUcV1hNOf6SBpKYWzJDqka8LBgy0NEgANK8onY kNkRqmUJifrkwPxyvPTGgEHu7V4IRHboDJ9J/2Bt8wMJK+rspSSjR537oA+Qrx+yfMc+ NuXbQpDseVdO4qwH7t1U9AdxT11AI/HA1Q7Ww= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=b0Bd53fbJ2LZjbAcwZlwr3sBleKyMI9LmM/ZZ1rSte4=; b=BJqyUhTRIcqYTcg5aaVIIgp3ta6UV0WxD2L1fRlKbRgkVo/wEWpPIiL0fjloTyVu6C 5TMSGhqjDWr4cra+zFwb9uXXmn79GCrBEltWAUFOAzIvNfaWqSLTjzZwyKrce46+9y34 SVb2XBVGurOJp5jzYTVdf0kAVaL+RYTIW0PIV8ROcsfVJO4Sz3SdbMlfWzIUrENrrf1V qo4D3nhmkDND9vSgKUkubbF9xrcb9FYxFi+SaUOc1A+Uocw5WorBwWHkTm+Lqq8AEbJj iHv1vm9XPxOKQJFrZlCnkVr1INwHETE4SnzK/JjDP8L/AwSWS59zqROltZG2CR++p32T 026w== X-Gm-Message-State: AJcUukds8TxJGAR2GbZ6u2rYMgpFYTMV7/hM7SkxzrQ2LSSv7xNTETvH /O9WVlv5UhUiX8zRaSyvDsVvrUflBz2kFQ== X-Received: by 2002:a63:d450:: with SMTP id i16mr18639708pgj.246.1547428338802; Sun, 13 Jan 2019 17:12:18 -0800 (PST) Received: from cloudburst.twiddle.net ([2001:8000:1064:7600:4085:6ae6:1bde:1c45]) by smtp.gmail.com with ESMTPSA id 5sm159602229pfz.149.2019.01.13.17.12.16 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sun, 13 Jan 2019 17:12:18 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Mon, 14 Jan 2019 12:11:20 +1100 Message-Id: <20190114011122.5995-16-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20190114011122.5995-1-richard.henderson@linaro.org> References: <20190114011122.5995-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::444 Subject: [Qemu-devel] [PATCH 15/17] target/arm: Add allocation tag storage for user-only X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/arm/mte_helper.c | 82 +++++++++++++++++++++++++++++++++++------ 1 file changed, 71 insertions(+), 11 deletions(-) -- 2.17.2 diff --git a/target/arm/mte_helper.c b/target/arm/mte_helper.c index b125f49258..87328c7a9a 100644 --- a/target/arm/mte_helper.c +++ b/target/arm/mte_helper.c @@ -25,16 +25,72 @@ #include "exec/helper-proto.h" -static int get_allocation_tag(CPUARMState *env, uint64_t ptr) +static int get_allocation_tag(CPUARMState *env, uint64_t ptr, uintptr_t ra) { +#ifdef CONFIG_USER_ONLY + uint64_t clean_ptr = extract64(ptr, 0, 56); + uint8_t *tags = page_get_target_data(clean_ptr); + + if (tags != NULL) { + uintptr_t index = extract64(clean_ptr, LOG2_TAG_GRANULE + 1, + TARGET_PAGE_BITS - LOG2_TAG_GRANULE - 1); + return extract32(tags[index], (clean_ptr & 1) * 4, 4); + } else { + int flags = page_get_flags(clean_ptr); + + if (flags & PAGE_SHARED) { + /* There may be multiple mappings; pretend not implemented. */ + return -1; + } else if (flags & PAGE_VALID) { + /* Page is good, but no tags have been written: all are 0. */ + return 0; + } else { + /* Page is invalid: SIGSEGV. */ + env->exception.vaddress = ptr; + cpu_restore_state(ENV_GET_CPU(env), ra, true); + raise_exception(env, EXCP_DATA_ABORT, 0, 1); + } + } +#else /* Tag storage not implemented. */ return -1; +#endif } -static bool set_allocation_tag(CPUARMState *env, uint64_t ptr, int tag) +static bool set_allocation_tag(CPUARMState *env, uint64_t ptr, + int tag, uintptr_t ra) { +#ifdef CONFIG_USER_ONLY + uint64_t clean_ptr = extract64(ptr, 0, 56); + uint8_t *tags = page_get_target_data(clean_ptr); + uintptr_t index; + + if (tags == NULL) { + int flags = page_get_flags(clean_ptr); + size_t alloc_size; + + if (flags & PAGE_SHARED) { + /* There may be multiple mappings; pretend not implemented. */ + return false; + } else if (!(flags & PAGE_VALID)) { + /* Page is invalid: SIGSEGV. */ + env->exception.vaddress = ptr; + cpu_restore_state(ENV_GET_CPU(env), ra, true); + raise_exception(env, EXCP_DATA_ABORT, 0, 1); + } + + alloc_size = TARGET_PAGE_SIZE >> (LOG2_TAG_GRANULE + 1); + tags = page_alloc_target_data(clean_ptr, alloc_size); + assert(tags != NULL); + } + index = extract64(clean_ptr, LOG2_TAG_GRANULE + 1, + TARGET_PAGE_BITS - LOG2_TAG_GRANULE - 1); + tags[index] = deposit32(tags[index], (clean_ptr & 1) * 4, 4, tag); + return true; +#else /* Tag storage not implemented. */ return false; +#endif } static int allocation_tag_from_addr(uint64_t ptr) @@ -116,7 +172,7 @@ uint64_t HELPER(mte_check)(CPUARMState *env, uint64_t ptr) * access as unchecked. * This is similar to MemAttr != Tagged, which are also unchecked. */ - mem_tag = get_allocation_tag(env, ptr); + mem_tag = get_allocation_tag(env, ptr, GETPC()); if (mem_tag < 0) { goto pass; } @@ -217,7 +273,7 @@ uint64_t HELPER(ldg)(CPUARMState *env, uint64_t ptr) int rtag = 0; if (allocation_tag_access_enabled(env, el, sctlr)) { - rtag = get_allocation_tag(env, ptr); + rtag = get_allocation_tag(env, ptr, GETPC()); if (rtag < 0) { rtag = 0; } @@ -232,7 +288,7 @@ uint64_t HELPER(stg)(CPUARMState *env, uint64_t ptr) if (allocation_tag_access_enabled(env, el, sctlr)) { int tag = allocation_tag_from_addr(ptr); - set_allocation_tag(env, ptr, tag); + set_allocation_tag(env, ptr, tag, GETPC()); } /* Clean the pointer for use by stgz. */ @@ -247,8 +303,10 @@ uint64_t HELPER(st2g)(CPUARMState *env, uint64_t ptr) if (allocation_tag_access_enabled(env, el, sctlr)) { int tag = allocation_tag_from_addr(ptr); - if (set_allocation_tag(env, ptr, tag)) { - set_allocation_tag(env, ptr + (1 << LOG2_TAG_GRANULE), tag); + uintptr_t ra = GETPC(); + + if (set_allocation_tag(env, ptr, tag, ra)) { + set_allocation_tag(env, ptr + (1 << LOG2_TAG_GRANULE), tag, ra); } } @@ -261,6 +319,7 @@ uint64_t HELPER(ldgv)(CPUARMState *env, uint64_t ptr) { int el = arm_current_el(env); uint64_t sctlr = arm_sctlr(env, el); + uintptr_t ra = GETPC(); uint64_t ret; int rtag, i; @@ -269,7 +328,7 @@ uint64_t HELPER(ldgv)(CPUARMState *env, uint64_t ptr) } ptr = QEMU_ALIGN_DOWN(ptr, 1 << LOG2_TAG_GRANULE); - rtag = get_allocation_tag(env, ptr); + rtag = get_allocation_tag(env, ptr, ra); if (rtag < 0) { /* The entire page does not have tags. */ return 0; @@ -278,7 +337,7 @@ uint64_t HELPER(ldgv)(CPUARMState *env, uint64_t ptr) i = extract32(ptr, LOG2_TAG_GRANULE, 4); ret = (uint64_t)rtag << i; for (i++; i < 16; i++) { - rtag = get_allocation_tag(env, ptr + (i << LOG2_TAG_GRANULE)); + rtag = get_allocation_tag(env, ptr + (i << LOG2_TAG_GRANULE), ra); ret |= (uint64_t)rtag << i; } @@ -289,6 +348,7 @@ void HELPER(stgv)(CPUARMState *env, uint64_t ptr, uint64_t val) { int el = arm_current_el(env); uint64_t sctlr = arm_sctlr(env, el); + uintptr_t ra = GETPC(); int rtag, i; if (!allocation_tag_access_enabled(env, el, sctlr)) { @@ -297,13 +357,13 @@ void HELPER(stgv)(CPUARMState *env, uint64_t ptr, uint64_t val) rtag = allocation_tag_from_addr(ptr); ptr = QEMU_ALIGN_DOWN(ptr, 1 << LOG2_TAG_GRANULE); - if (!set_allocation_tag(env, ptr, rtag)) { + if (!set_allocation_tag(env, ptr, rtag, ra)) { /* The entire page does not have tags. */ return; } i = extract32(ptr, LOG2_TAG_GRANULE, 4); for (i++; i < 16; i++) { - set_allocation_tag(env, ptr + (i << LOG2_TAG_GRANULE), rtag); + set_allocation_tag(env, ptr + (i << LOG2_TAG_GRANULE), rtag, ra); } }