From patchwork Mon Mar 25 09:39:34 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 161078 Delivered-To: patch@linaro.org Received: by 2002:a02:c6d8:0:0:0:0:0 with SMTP id r24csp3751804jan; Mon, 25 Mar 2019 02:45:08 -0700 (PDT) X-Google-Smtp-Source: APXvYqzeHzQOjX9OLak9Gb+419RFGRqoLmrlxpWpUjC8B2ItRzHD6/emDLkWLtUOCMfxB0gsm/0p X-Received: by 2002:a62:3585:: with SMTP id c127mr22776954pfa.71.1553507108896; Mon, 25 Mar 2019 02:45:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553507108; cv=none; d=google.com; s=arc-20160816; b=jWySfE7pVZOvnxDhjT3PEW8YtoedauInFL8S89o49rWhQh4YmGW+QY/zAGmGir1dB9 9k7S+Y0OxQZCrPHqyLBmWSc5Sp5Yc/Ue9rdSj42e+g5+9xgAo0PJ13rIIGLu6PJFjqaw qsfekeQXGhuiDcDGZtjZWToBy1vQyXVdznGOhLbvBhJCkdx5IAO9ZIiQrbPapcagy/Pa 0xPPg1KqMxP9fL8Aap8t+GCJRtuPT6kjN63OcpiajLi3TtYDmB8OMGx8NdUEOl8NJQ9S HtFnMrf+0n8LMsAixmnc7umKHyu4MVerzDUmc/sqOBJOzYznQcZ1EByFBuwwPIg7FIK1 QpOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=95/DYa4qnYNzMEil6XiXEr+BPjzSPAwq2VRbXlmcz/o=; b=eucf7ub6Yy85UYES1tEWh8xJnH+5udT6MzDK+gd1XWtJUGWXOZDpsgiG3l6hZ0D66l 1QiWstmUdCc4soeUCk8IQUzQE24ED5WS2nEmDrVUxuK9Bx+CgD/OzBdqwWpNJ/5hgX9V 9fk+GUoFXSj7UJveFg+eSn66zlByJ44q6ZTr5cpgl8bJitNjOctpcwmXho+YGzQfbR5v cUxCs/ZaLU+R/q5K8f1LYlaMwO2s+AC7Wc39d5E9ztev6hT3/fevMka99/R4EDa3gWSw 5zKDE1BfFUtpJBsZf65tVqv17VTXVks+qrX4oZC8KUSYOQ8Lif66bBJIwLlxmj/F0U6l Wozg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=NFgd8o1H; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f131si13517296pfc.92.2019.03.25.02.45.08; Mon, 25 Mar 2019 02:45:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=NFgd8o1H; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730653AbfCYJnX (ORCPT + 31 others); Mon, 25 Mar 2019 05:43:23 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:37520 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730603AbfCYJnQ (ORCPT ); Mon, 25 Mar 2019 05:43:16 -0400 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id x2P9gv4X013137; Mon, 25 Mar 2019 04:42:57 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1553506977; bh=95/DYa4qnYNzMEil6XiXEr+BPjzSPAwq2VRbXlmcz/o=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=NFgd8o1HVBRKyL7JXcEmjqVVHmMcfhKC0LcjOGcZ9s70k5UPpuGS5tmkfPwOTXyF/ SVveisId7Kyhl2J7lT1JouvaIAdRpWukD7BoA3lry/vrFxDHHOj0j2/enNIr7VK4JA xKa3fCLE2U4bQm6jchvsDpfdjSp3087MdJVVdXDY= Received: from DFLE108.ent.ti.com (dfle108.ent.ti.com [10.64.6.29]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x2P9gvDd109997 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 25 Mar 2019 04:42:57 -0500 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Mon, 25 Mar 2019 04:42:56 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1713.5 via Frontend Transport; Mon, 25 Mar 2019 04:42:56 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id x2P9feaS028077; Mon, 25 Mar 2019 04:42:51 -0500 From: Kishon Vijay Abraham I To: Gustavo Pimentel , Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Arnd Bergmann , Murali Karicheri CC: Kishon Vijay Abraham I , Jingoo Han , Greg Kroah-Hartman , , , , , , , Minghuan Lian , Mingkai Hu , Roy Zang , Jesper Nilsson Subject: [PATCH v3 13/26] dt-bindings: PCI: Add PCI RC dt binding documentation for AM654 Date: Mon, 25 Mar 2019 15:09:34 +0530 Message-ID: <20190325093947.32633-14-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190325093947.32633-1-kishon@ti.com> References: <20190325093947.32633-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add devicetree binding documentation for PCIe in RC mode present in AM654 SoC. Signed-off-by: Kishon Vijay Abraham I Reviewed-by: Rob Herring --- Documentation/devicetree/bindings/pci/pci-keystone.txt | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/pci/pci-keystone.txt b/Documentation/devicetree/bindings/pci/pci-keystone.txt index 8ee07197a063..5c60e911b8b1 100644 --- a/Documentation/devicetree/bindings/pci/pci-keystone.txt +++ b/Documentation/devicetree/bindings/pci/pci-keystone.txt @@ -11,7 +11,8 @@ described here as well as properties that are not applicable. Required Properties:- -compatibility: "ti,keystone-pcie" +compatibility: Should be "ti,keystone-pcie" for RC on Keystone2 SoC + Should be "ti,am654-pcie-rc" for RC on AM654x SoC reg: Three register ranges as listed in the reg-names property reg-names: "dbics" for the DesignWare PCIe registers, "app" for the TI specific application registers, "config" for the @@ -20,6 +21,9 @@ reg-names: "dbics" for the DesignWare PCIe registers, "app" for the pcie_msi_intc : Interrupt controller device node for MSI IRQ chip interrupt-cells: should be set to 1 interrupts: GIC interrupt lines connected to PCI MSI interrupt lines + (required if the compatible is "ti,keystone-pcie") +msi-map: As specified in Documentation/devicetree/bindings/pci/pci-msi.txt + (required if the compatible is "ti,am654-pcie-rc". ti,syscon-pcie-id : phandle to the device control module required to set device id and vendor id.