From patchwork Wed Oct 16 18:49:52 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benoit Parrot X-Patchwork-Id: 176516 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp7770301ill; Wed, 16 Oct 2019 11:47:25 -0700 (PDT) X-Google-Smtp-Source: APXvYqyasNb9cf/+DE12dt7VP6K4JO7NTDbcI1jmOUyvSYtHJm9cpyW88wU6OU7RFeo8I38EupWg X-Received: by 2002:a17:906:cc85:: with SMTP id oq5mr40208093ejb.81.1571251645122; Wed, 16 Oct 2019 11:47:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571251645; cv=none; d=google.com; s=arc-20160816; b=Z90wY0/UZaVQ6GLd6X7IKVU6ipSMw8RS81osBTsSXVl61J6TsxCbkr7vdeoWBA60Wl qYYnw4wjjde1toNVCNpNVFxtASJsxMRUbAmP/VvbPCZyzUOK9He9lKnQuNMFpwEUL/TF MSL/6/7vIknzhNDWtZxbcMKgefU6OGVMGYV7Pd4zBeQgGqW8VJfyOem4SaRug1DYM/Fg 6Wou3T5fVVPdd9XtHPATAODJe+e6H6uRcbKd/+hPqDnMRZyqOBVVMOUj1W3di5I6ki/4 AphJV8da9S9BE9EY0ZUQD4b6ChPeffncHM3Cf7uKRlBmYg7P6DZPScB9wpwrFk0qGDNk 6kgA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=33SRjPvRPWMuUfIUoNH4liiM9VwSDB4eQTFLV2XZb5k=; b=PDKFvVK99V9iXkyGWPZnwSIQOQFGknKjXEmdOaWHik8YyxIBS6GxEGNZ3vFRleKgnQ CNxwwhpqI8jnfPXQgS0KDx1kwviT+Db2vndALrn9FbhT0dbrXvJQW3BzTbUH3FHbsn5R npt9Rbflqt4HM5nbcqgDHE1Z9MYa92ZowSMPhNmxqa1D/vK7aijk3dYTkqt5RlY3WcdQ eJx2rPtW/aujW9vYanpt3mCVQo1Pd1zFAyLYp4xb4z9wxNWaSbVplcA57lFXEOLeHH7s 58fX1L9vEJ2XjOyNZEZwjKgmcNQTXBuiHL5b7575gY0S3bNP86e/8UAqqyOadthuEekf p0iQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=EKKHaGZ9; spf=pass (google.com: best guess record for domain of linux-omap-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-omap-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 57si19561188edz.280.2019.10.16.11.47.24; Wed, 16 Oct 2019 11:47:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-omap-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=EKKHaGZ9; spf=pass (google.com: best guess record for domain of linux-omap-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-omap-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390796AbfJPSrY (ORCPT + 5 others); Wed, 16 Oct 2019 14:47:24 -0400 Received: from lelv0143.ext.ti.com ([198.47.23.248]:46108 "EHLO lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390765AbfJPSrX (ORCPT ); Wed, 16 Oct 2019 14:47:23 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id x9GIlKZs082282; Wed, 16 Oct 2019 13:47:20 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1571251640; bh=33SRjPvRPWMuUfIUoNH4liiM9VwSDB4eQTFLV2XZb5k=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=EKKHaGZ9RT/M43x1THZRPQGxasB/7qURAx97GWyAbty6I19AlzkNJIS3oZ8zrLp4Y AYpzRHvVZdpg1nqsqJoadyXnLy6DNkF9yp6QN54BsXFIOy4IgBLOPhGXDf5Wing2Eu veXloe3Bdd5frFQpRHU6dKBPdofVg2g8QV3JZlxo= Received: from DFLE113.ent.ti.com (dfle113.ent.ti.com [10.64.6.34]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x9GIlKUU035284 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 16 Oct 2019 13:47:20 -0500 Received: from DFLE114.ent.ti.com (10.64.6.35) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Wed, 16 Oct 2019 13:47:12 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Wed, 16 Oct 2019 13:47:19 -0500 Received: from uda0869644b.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id x9GIlIh9094854; Wed, 16 Oct 2019 13:47:19 -0500 From: Benoit Parrot To: Tony Lindgren , Tero Kristo CC: Rob Herring , , , , Benoit Parrot Subject: [Patch 1/3] ARM: dts: am43xx: add support for clkout1 clock Date: Wed, 16 Oct 2019 13:49:52 -0500 Message-ID: <20191016184954.14048-2-bparrot@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191016184954.14048-1-bparrot@ti.com> References: <20191016184954.14048-1-bparrot@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-omap-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-omap@vger.kernel.org From: Tero Kristo clkout1 clock node and its generation tree was missing. Add this based on the data on TRM and PRCM functional spec. commit 664ae1ab2536 ("ARM: dts: am43xx: add clkctrl nodes") effectively reverted this commit 8010f13a40d3 ("ARM: dts: am43xx: add support for clkout1 clock") which is needed for the ov2659 camera sensor clock definition hence it is being re-applied here. Fixes: 664ae1ab2536 ("ARM: dts: am43xx: add clkctrl nodes") Signed-off-by: Tero Kristo Tested-by: Benoit Parrot Signed-off-by: Tony Lindgren Signed-off-by: Benoit Parrot --- arch/arm/boot/dts/am43xx-clocks.dtsi | 54 ++++++++++++++++++++++++++++ 1 file changed, 54 insertions(+) -- 2.17.1 diff --git a/arch/arm/boot/dts/am43xx-clocks.dtsi b/arch/arm/boot/dts/am43xx-clocks.dtsi index 091356f2a8c1..944b142dafd2 100644 --- a/arch/arm/boot/dts/am43xx-clocks.dtsi +++ b/arch/arm/boot/dts/am43xx-clocks.dtsi @@ -704,6 +704,60 @@ ti,bit-shift = <8>; reg = <0x2a48>; }; + + clkout1_osc_div_ck: clkout1_osc_div_ck { + #clock-cells = <0>; + compatible = "ti,divider-clock"; + clocks = <&sys_clkin_ck>; + ti,bit-shift = <20>; + ti,max-div = <4>; + reg = <0x4100>; + }; + + clkout1_src2_mux_ck: clkout1_src2_mux_ck { + #clock-cells = <0>; + compatible = "ti,mux-clock"; + clocks = <&clk_rc32k_ck>, <&sysclk_div>, <&dpll_ddr_m2_ck>, + <&dpll_per_m2_ck>, <&dpll_disp_m2_ck>, + <&dpll_mpu_m2_ck>; + reg = <0x4100>; + }; + + clkout1_src2_pre_div_ck: clkout1_src2_pre_div_ck { + #clock-cells = <0>; + compatible = "ti,divider-clock"; + clocks = <&clkout1_src2_mux_ck>; + ti,bit-shift = <4>; + ti,max-div = <8>; + reg = <0x4100>; + }; + + clkout1_src2_post_div_ck: clkout1_src2_post_div_ck { + #clock-cells = <0>; + compatible = "ti,divider-clock"; + clocks = <&clkout1_src2_pre_div_ck>; + ti,bit-shift = <8>; + ti,max-div = <32>; + ti,index-power-of-two; + reg = <0x4100>; + }; + + clkout1_mux_ck: clkout1_mux_ck { + #clock-cells = <0>; + compatible = "ti,mux-clock"; + clocks = <&clkout1_osc_div_ck>, <&clk_rc32k_ck>, + <&clkout1_src2_post_div_ck>, <&dpll_extdev_m2_ck>; + ti,bit-shift = <16>; + reg = <0x4100>; + }; + + clkout1_ck: clkout1_ck { + #clock-cells = <0>; + compatible = "ti,gate-clock"; + clocks = <&clkout1_mux_ck>; + ti,bit-shift = <23>; + reg = <0x4100>; + }; }; &prcm {