From patchwork Mon Oct 21 07:41:00 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shukun Tan X-Patchwork-Id: 177036 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp3052863ill; Mon, 21 Oct 2019 00:40:30 -0700 (PDT) X-Google-Smtp-Source: APXvYqya+AZ9TXY2JP6LGtaond7X8l3lMRGT5X2qd1d8nYYYs9sa1XiLPtWzenKpeNMaaZ1BrdLF X-Received: by 2002:a05:6402:128c:: with SMTP id w12mr23875350edv.284.1571643630243; Mon, 21 Oct 2019 00:40:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571643630; cv=none; d=google.com; s=arc-20160816; b=A5PcaSDx9JdWosbVKVtE4pZ3XQNj5gL4olmbUWeUjyqLSK0KUlfDAqn4woeugudaP6 PnfG8AvmRHUeT9RpJnP3jXglFF04l6ufjJ/9fUEr3GrYviBiR7PQXSdthnpiBIX1qjC2 CKxGS0mo48KBjaw+fpUheUnN6oDxboE1GjH9BcPaaaZRUAv1j8HmbN4QkFjuxeqDF3fW KS0gftMYFbLVS311ikpJDXmwuUTH5KHJqPHk/c4trfK9ffAnNYx3BR6PFVi9EefLlqnC lRHUoYnd3+/8sDpBSgSqO230hywQxO3Z7a2quWuvSrlbHGkWeBhW7GuQEfk8f9Zud020 K86g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=4/57L3t6JvGUBQg39zm29lCZCvMGUL5knLMBHUki3ys=; b=OIZSvdH/8b4cTuNE36h7tMuveVuY098nsBPakFNsmDHxmZi17BRsL7gH/PC5FGZbpC pC5wg76e0mEFiLldwZJ8ZMfftEYcJrCCkzG18MMTeca7KAT+FGpKomZGlt8/wrga1AkD ZK5Z/OixDOHAc+dtp1mD807YFvUDV1wxEFkfiSbe194/seoIRbDaspNvViT8DBzbopUN X853tufVRzr0DHtOiDpBRzc6TiCmkpwwolEDBZh2MQKKa00Co4mjQWrBK1usRK+ENZ6d G7BXDmqXZUKkbdUBbOXJDJAR+yZjUZLSoekUaS0q6jEbaakzWHsJQt07yWTEn2C+4tGF syDw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d26si8927368edq.91.2019.10.21.00.40.30; Mon, 21 Oct 2019 00:40:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726480AbfJUHk3 (ORCPT + 3 others); Mon, 21 Oct 2019 03:40:29 -0400 Received: from szxga07-in.huawei.com ([45.249.212.35]:57378 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1727110AbfJUHk2 (ORCPT ); Mon, 21 Oct 2019 03:40:28 -0400 Received: from DGGEMS407-HUB.china.huawei.com (unknown [172.30.72.58]) by Forcepoint Email with ESMTP id CEBF4521A6A4A6144FD; Mon, 21 Oct 2019 15:40:26 +0800 (CST) Received: from localhost.localdomain (10.69.192.56) by DGGEMS407-HUB.china.huawei.com (10.3.19.207) with Microsoft SMTP Server id 14.3.439.0; Mon, 21 Oct 2019 15:40:18 +0800 From: Shukun Tan To: , CC: , , Subject: [PATCH 1/4] crypto: hisilicon - tiny fix about QM/ZIP error callback print Date: Mon, 21 Oct 2019 15:41:00 +0800 Message-ID: <1571643663-29593-2-git-send-email-tanshukun1@huawei.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1571643663-29593-1-git-send-email-tanshukun1@huawei.com> References: <1571643663-29593-1-git-send-email-tanshukun1@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.69.192.56] X-CFilter-Loop: Reflected Sender: linux-crypto-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org From: Zhou Wang Tiny fix to make QM/ZIP error callback print clear and right. If one version hardware does not support error handling, we directly print this. And QM is embedded in ZIP, we can use ZIP print only, so remove unnecessary QM print. Signed-off-by: Zhou Wang --- drivers/crypto/hisilicon/qm.c | 9 ++------- drivers/crypto/hisilicon/zip/zip_main.c | 3 +-- 2 files changed, 3 insertions(+), 9 deletions(-) -- 2.7.4 diff --git a/drivers/crypto/hisilicon/qm.c b/drivers/crypto/hisilicon/qm.c index a8ed6990..2c17bf3 100644 --- a/drivers/crypto/hisilicon/qm.c +++ b/drivers/crypto/hisilicon/qm.c @@ -987,9 +987,6 @@ static int qm_create_debugfs_file(struct hisi_qm *qm, enum qm_debug_file index) static void qm_hw_error_init_v1(struct hisi_qm *qm, u32 ce, u32 nfe, u32 fe, u32 msi) { - dev_info(&qm->pdev->dev, - "QM v%d does not support hw error handle\n", qm->ver); - writel(QM_ABNORMAL_INT_MASK_VALUE, qm->io_base + QM_ABNORMAL_INT_MASK); } @@ -1868,8 +1865,7 @@ void hisi_qm_hw_error_init(struct hisi_qm *qm, u32 ce, u32 nfe, u32 fe, u32 msi) { if (!qm->ops->hw_error_init) { - dev_err(&qm->pdev->dev, "QM version %d doesn't support hw error handling!\n", - qm->ver); + dev_err(&qm->pdev->dev, "QM doesn't support hw error handling!\n"); return; } @@ -1886,8 +1882,7 @@ EXPORT_SYMBOL_GPL(hisi_qm_hw_error_init); int hisi_qm_hw_error_handle(struct hisi_qm *qm) { if (!qm->ops->hw_error_handle) { - dev_err(&qm->pdev->dev, "QM version %d doesn't support hw error report!\n", - qm->ver); + dev_err(&qm->pdev->dev, "QM doesn't support hw error report!\n"); return PCI_ERS_RESULT_NONE; } diff --git a/drivers/crypto/hisilicon/zip/zip_main.c b/drivers/crypto/hisilicon/zip/zip_main.c index 1b2ee96..5546edc 100644 --- a/drivers/crypto/hisilicon/zip/zip_main.c +++ b/drivers/crypto/hisilicon/zip/zip_main.c @@ -335,8 +335,7 @@ static void hisi_zip_hw_error_set_state(struct hisi_zip *hisi_zip, bool state) if (qm->ver == QM_HW_V1) { writel(HZIP_CORE_INT_DISABLE, qm->io_base + HZIP_CORE_INT_MASK); - dev_info(&qm->pdev->dev, "ZIP v%d does not support hw error handle\n", - qm->ver); + dev_info(&qm->pdev->dev, "Does not support hw error handle\n"); return; }