From patchwork Thu Oct 24 12:47:50 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 177427 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp2141902ill; Thu, 24 Oct 2019 05:48:57 -0700 (PDT) X-Google-Smtp-Source: APXvYqx7iWz9NVQg8dNKn7guwRt00pfdkDtRfKN78aXaf1ks8NfV3Iyrh2fp67Ox/kw8A/iWZmNs X-Received: by 2002:a17:906:c08:: with SMTP id s8mr13776890ejf.73.1571921337859; Thu, 24 Oct 2019 05:48:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571921337; cv=none; d=google.com; s=arc-20160816; b=VpY+dVkTMTsNVaKtT6uBk3zvsT5T2jiwGroGNENqlpvbNoxLfq46V4/7dlf3MNHic9 YdpQot3yqlyKTQmS2iJDCMw4IiIGC9XMS+9hAoLJMs1TjuvsTzXjrQxiEDKfhucGgy6I z4gesDPVHzSKTANm29EWSmMdzrv/HuHNMhiRAGO46cDAMLwBu/j01nmf4seuCBTXA8Bz 8wwYokYxPL3rrH52RSGrAVSxczp0Gqlg+fkviVKX9sfrRu6VXuAkyqfv+XNsz2iv3DjC We/f+Jp3QSVLq8u/4Ax+Atxpyu8ZJx6lDpL6W4BJU1oOM1jJ05al83zxDoLikvWx58Xi fXyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=ZLTRCrb6OKFWui+gzD/m98CPKkoAbtO0hB2TzILD7yE=; b=P05UEowDl7h8efWKyiwod07UdxgtPA1DYjqAJZiFu+iVdgk5gayOPD7XknB0pNc9vS Y9G7wOCMm71Ha4CiTJHi5p35mMT/573zYwb1NJoizQpm2DOsxbCzlTmLrKhZkKw96+QO bsJqzn/xYO9wId1QyUtGQKEmq2C4TlmZxWgwj+4Uy+XmEFrp5xPsYRen8+BgnNgibO8C xH1oRzM/XE5H/Yyzb4PsnBWiP8dYYMcPSx6Y10KQIj2MLyqo75HKIe/PXYoynv3xa4Wh D8tasXcT7q6wLcBzRCaOTuOkrtWs6TQqTZuesepjMlQ8l7YDTqZjfNqHY5K/3IDm8hm9 dcZA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=xwZ27ovf; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f3si12973378eda.251.2019.10.24.05.48.57; Thu, 24 Oct 2019 05:48:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=xwZ27ovf; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727648AbfJXMs5 (ORCPT + 14 others); Thu, 24 Oct 2019 08:48:57 -0400 Received: from mail-wr1-f66.google.com ([209.85.221.66]:33065 "EHLO mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726814AbfJXMs5 (ORCPT ); Thu, 24 Oct 2019 08:48:57 -0400 Received: by mail-wr1-f66.google.com with SMTP id s1so17172972wro.0 for ; Thu, 24 Oct 2019 05:48:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=ZLTRCrb6OKFWui+gzD/m98CPKkoAbtO0hB2TzILD7yE=; b=xwZ27ovf8hDHLQZRtgYF/29Miymwrwotyi0HnqfkdFUCettBOLn//a7NqCyY78aZyk uLx82IqO+ZZfxmSZr7UEA/nbV1TvrEOySS6IctKRuybfkRnXiY5JgtIcd6N4HmUjTZXH MRP9rg/KCC+9ShswgnJWEO50kku8R11JrkbY7x4I9G0NoyIJaziiOSNivnY5qiCZxsfQ sxFPVqsvY/5VKb/Qx5a52lE6+PwEQHWMx0TQmpB/PTAgwsujANjLpbXpnK2jIm7w76f+ wHbmpJRg2JEg5QbQ9CrR1gAd4/X3ujnOqVJ8LI6OfINheGF6EGsx3Qmko5zK3RbiGJ2g 2hOg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=ZLTRCrb6OKFWui+gzD/m98CPKkoAbtO0hB2TzILD7yE=; b=YFSZyknxebXXdGcoefHUC7WMOgedEYOSE3gbGU+mowOImX+i7WGUn//t3Qnj3eLe/M nsbKAIbHcbVDwtF48ZONJUbagwnIBgkRu/k9mcfSWGDollvNEFP2cehstM6G04K/6/NR 0kBUzllEfxOhVqF+SuT56Ii1lavidyvmjrmOlLuRKv0fgCeQbh3s5B465WOEoZ+ijN3S mWQQgLl4UbYJ+fy3ZldhkGT1eEqVq2u4jQh+DPeoNAjYxy/9TGBrN59SnjQPIiJgr+Dp ROTc+a1wizwLXKshjx+vboO6JaDTILL5Py5saNElL4rnS7wqZiIdDJMBXUYkmhoDgxcU Imsg== X-Gm-Message-State: APjAAAWJ22BYaCegDcVCRXKJPLaUinVw8oNRteyXCXm4QEYZQldgUFjX qxbidENjTVQYeGj3llkDbB50t6WUl47af17D X-Received: by 2002:a5d:4dd2:: with SMTP id f18mr3612797wru.4.1571921334811; Thu, 24 Oct 2019 05:48:54 -0700 (PDT) Received: from localhost.localdomain (aaubervilliers-681-1-126-126.w90-88.abo.wanadoo.fr. [90.88.7.126]) by smtp.gmail.com with ESMTPSA id j22sm29111038wrd.41.2019.10.24.05.48.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Oct 2019 05:48:53 -0700 (PDT) From: Ard Biesheuvel To: stable@vger.kernel.org Cc: Ard Biesheuvel , Will Deacon , Catalin Marinas , Marc Zyngier , Mark Rutland , Suzuki K Poulose , Jeremy Linton , Andre Przywara , Alexandru Elisei , Will Deacon , Dave Martin Subject: [PATCH for-stable-4.14 05/48] arm64: Documentation: cpu-feature-registers: Remove RES0 fields Date: Thu, 24 Oct 2019 14:47:50 +0200 Message-Id: <20191024124833.4158-6-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20191024124833.4158-1-ard.biesheuvel@linaro.org> References: <20191024124833.4158-1-ard.biesheuvel@linaro.org> MIME-Version: 1.0 Sender: stable-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: stable@vger.kernel.org From: Suzuki K Poulose [ Upstream commit 847ecd3fa311cde0f10a1b66c572abb136742b1d ] Remove the invisible RES0 field entries from the table, listing fields in CPU ID feature registers, as : 1) We are only interested in the user visible fields. 2) The field description may not be up-to-date, as the field could be assigned a new meaning. 3) We already explain the rules of the fields which are not visible. Cc: Catalin Marinas Cc: Will Deacon Acked-by: Mark Rutland Reviewed-by: Dave Martin Signed-off-by: Suzuki K Poulose Signed-off-by: Will Deacon [ardb: fix up for missing SVE in context] Signed-off-by: Ard Biesheuvel --- Documentation/arm64/cpu-feature-registers.txt | 8 ++------ 1 file changed, 2 insertions(+), 6 deletions(-) -- 2.20.1 diff --git a/Documentation/arm64/cpu-feature-registers.txt b/Documentation/arm64/cpu-feature-registers.txt index ddd566fea3f2..22cfb86143ee 100644 --- a/Documentation/arm64/cpu-feature-registers.txt +++ b/Documentation/arm64/cpu-feature-registers.txt @@ -110,7 +110,6 @@ infrastructure: x--------------------------------------------------x | Name | bits | visible | |--------------------------------------------------| - | RES0 | [63-52] | n | |--------------------------------------------------| | FHM | [51-48] | y | |--------------------------------------------------| @@ -124,8 +123,6 @@ infrastructure: |--------------------------------------------------| | RDM | [31-28] | y | |--------------------------------------------------| - | RES0 | [27-24] | n | - |--------------------------------------------------| | ATOMICS | [23-20] | y | |--------------------------------------------------| | CRC32 | [19-16] | y | @@ -135,8 +132,6 @@ infrastructure: | SHA1 | [11-8] | y | |--------------------------------------------------| | AES | [7-4] | y | - |--------------------------------------------------| - | RES0 | [3-0] | n | x--------------------------------------------------x @@ -144,7 +139,8 @@ infrastructure: x--------------------------------------------------x | Name | bits | visible | |--------------------------------------------------| - | RES0 | [63-28] | n | + |--------------------------------------------------| + | SVE | [35-32] | y | |--------------------------------------------------| | GIC | [27-24] | n | |--------------------------------------------------|