From patchwork Sat Oct 26 12:27:08 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 177819 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp879498ill; Sat, 26 Oct 2019 05:27:46 -0700 (PDT) X-Google-Smtp-Source: APXvYqycRGs8FhwC/Vjm1ZJAbXZaerkXNc/TIepmsfuZbQP7MsfuX09AMyXk3Wht2rz+JEWYu5II X-Received: by 2002:a17:907:2139:: with SMTP id qo25mr8028354ejb.207.1572092866844; Sat, 26 Oct 2019 05:27:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572092866; cv=none; d=google.com; s=arc-20160816; b=zt5YFOshVn3RCDUYwsFQm0jK5NZqip9oB295RsIZuZJx7zanyncWXUvS+Eh6yM7Nw9 0Hi3kaNr+oXaoWuYVm/HhgVTCewxc9Yaku6qnQHB9p0puLMhE17zTn5+S0CMUB5gYiOV nRRZevG+EF/1N7+Gv+gIKuTfCMmXL7ndYjzsaoPreMF4198nxCtDiDgvEXk0cOtrkIOa Awa+LO8OUDdzSoVuqKdqHLjVw5pKwp6IuCpiVCFi7skHEDj9j/n14//PyjN2x+O1hFf4 DIYG/RXPYG+e/x128g4LLAxFccz6fdpijtAQmb9KsICneZbSPLXbbDST7hQY7JMnF/Zc Zr0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=MVoKndqYYgUTFg00ywFaKBEo3IdqJPKzRweVYfdZMMM=; b=ff20vjCvpQUquWj7P8dYz+GEMfD/BKS2gq7QsrTNVHATHLsgNpNaJzvJuyM8/mFT/v nP56Q6xlNr1aVZsOOaypeiOrEoOzS2SS7bQqkC1h7RwTQDx2y/4S3iN+B/3FSY6Zk7rf slAJvQiFKh4KMO8+24dJG2zcYoLuR4dB0Rclb0fVBhErSvifC+rplLjf7+1hgeddyRia 5Y9rYdHJ5NOrgcds74SsU6wvvNqAUlCMaEkiu//BjMrzgKutSXzTRvC32ujh4ErBoKHH MT0yFm5Ya4b29zoNs77+8DUHn4G5/qbXO9Hc+qVpv+6glOFFoMbwnBqfXRKCdUE8AuQh 8qGw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=md4Wge3i; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o17si550698ejg.189.2019.10.26.05.27.46; Sat, 26 Oct 2019 05:27:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=md4Wge3i; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726442AbfJZM12 (ORCPT + 26 others); Sat, 26 Oct 2019 08:27:28 -0400 Received: from mail-lj1-f193.google.com ([209.85.208.193]:44246 "EHLO mail-lj1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726257AbfJZM11 (ORCPT ); Sat, 26 Oct 2019 08:27:27 -0400 Received: by mail-lj1-f193.google.com with SMTP id c4so6204769lja.11 for ; Sat, 26 Oct 2019 05:27:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=MVoKndqYYgUTFg00ywFaKBEo3IdqJPKzRweVYfdZMMM=; b=md4Wge3ivzBSzIUIuoLaEKKMWblTQjw11d+wilLMs67zFkWLb2YB9hzfsQClHVMJXM PLCX5t3YFbLhw4RQpJlRYW4G5T4s1Ah1TzZYBY6G/anbApz5O5y31pZwog1ym9G9RVXF hN1FXGEsexesUikLSFpP3wlC2C8mGs1aU74yN1gAjU1JlC9NT2lJTqvu306lQIUhtm38 XpUVqROnHoBgFWIZlzvsmY90LHnsK3q/ZBYQJUf2OOo+mOGpxeEXiqtnoOgDz8O5iFJA Msov98abKyxjqpU9Nv8MSxND2PRT/oy4xsKPP4xjgBLIlSEma22g0z3HYSBBRKIoRzwY WiLw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=MVoKndqYYgUTFg00ywFaKBEo3IdqJPKzRweVYfdZMMM=; b=oIiTN3o01JaHd/9k7t3+EP71sOXqEhQkHtnECucEMVGILzBlyD1+bW6Gqed5znVMWI 0iBiNtGF/xtEZsyvBGWBVWx8zyin/FOHPc2Hi58gn5s5XcGdf46nIYdKXLH4UooJr0Mc 0ozUbLk6hRG+ZgZN8Fynb92THsm69qoodSYPb98Ttydatxy285DDTutAteGOhNCSNe/N +gwN3Z4TRdprjQYe+1qMIgX48fetXtraYwjpSEFmIvAnAYP6E6aSvADxEwogsxer6W9c 8TEF2q/ge6r+j+RKERVeEmMjmmtg89tj5wBwR+ga/r8JcE+jSsAI0NNPm41/8udWpqlY 1dAA== X-Gm-Message-State: APjAAAWWdgll2OT2MGrsy0smCalHseDCbga2n44RIYumiRX3P2IiInEX 3yD2qj9EJ5FugvFCx8TFzQTCEQ== X-Received: by 2002:a2e:58d:: with SMTP id 135mr5611094ljf.57.1572092844863; Sat, 26 Oct 2019 05:27:24 -0700 (PDT) Received: from localhost.bredbandsbolaget (c-79c8225c.014-348-6c756e10.bbcust.telenor.se. [92.34.200.121]) by smtp.gmail.com with ESMTPSA id d16sm2143689ljh.74.2019.10.26.05.27.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 26 Oct 2019 05:27:23 -0700 (PDT) From: Linus Walleij To: lee.jones@linaro.org, linux-kernel@vger.kernel.org Cc: Linus Walleij , arm@kernel.org, Stephan Gerhold Subject: [PATCH] mfd: db8500-prcmu: Support U8420-sysclk firmware Date: Sat, 26 Oct 2019 14:27:08 +0200 Message-Id: <20191026122708.12060-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.21.0 MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org There is a distinct version of the Ux500 U8420 variant with "sysclk", as can be seen from the vendor code that didn't make it upstream, this firmware lacks the ULPPLL (ultra-low power phase locked loop) which in effect means that the timer clock is instead wired to the 32768 Hz always-on clock. This has some repercussions when enabling the timer clock as the code as it stands will disable the timer clock on these platforms (lacking the so-called "doze mode") and obtaining the wrong rate of the timer clock. The timer frequency is of course needed very early in the boot, and as a consequence, we need to shuffle around the early PRCMU init code: whereas in the past we did not need to look up the PRCMU firmware version in the early init, but now we need to know the version before the core system timers are registered so we restructure the platform callbacks to the PRCMU so as not to take any arguments and instead look up the resources it needs directly from the device tree when initializing. As we do not yet support any platforms using this firmware it is not a regression, but as PostmarketOS is starting to support products with this firmware we need to fix this up. The low rate of 32kHz also makes the MTU timer unsuitable as delay timer but this needs to be fixed in a separate patch. Cc: arm@kernel.org Cc: Lee Jones Cc: Stephan Gerhold Signed-off-by: Linus Walleij --- ARM SoC folks: as this mostly affects the MFD subsystems I think it'd be best if Lee can merge it, I do not plan any other changes to the ARM core files that the patch touches. --- arch/arm/mach-ux500/cpu-db8500.c | 2 +- drivers/mfd/db8500-prcmu.c | 66 ++++++++++++++++++++++---------- include/linux/mfd/db8500-prcmu.h | 4 +- include/linux/mfd/dbx500-prcmu.h | 7 ++-- 4 files changed, 53 insertions(+), 26 deletions(-) -- 2.21.0 diff --git a/arch/arm/mach-ux500/cpu-db8500.c b/arch/arm/mach-ux500/cpu-db8500.c index 3875027ef8fc..e929aaa744c0 100644 --- a/arch/arm/mach-ux500/cpu-db8500.c +++ b/arch/arm/mach-ux500/cpu-db8500.c @@ -84,6 +84,7 @@ static void __init ux500_init_irq(void) struct resource r; irqchip_init(); + prcmu_early_init(); np = of_find_compatible_node(NULL, NULL, "stericsson,db8500-prcmu"); of_address_to_resource(np, 0, &r); of_node_put(np); @@ -91,7 +92,6 @@ static void __init ux500_init_irq(void) pr_err("could not find PRCMU base resource\n"); return; } - prcmu_early_init(r.start, r.end-r.start); ux500_pm_init(r.start, r.end-r.start); /* Unlock before init */ diff --git a/drivers/mfd/db8500-prcmu.c b/drivers/mfd/db8500-prcmu.c index 9df365a15303..e0cf8bc8eb08 100644 --- a/drivers/mfd/db8500-prcmu.c +++ b/drivers/mfd/db8500-prcmu.c @@ -27,6 +27,7 @@ #include #include #include +#include #include #include #include @@ -668,6 +669,18 @@ struct prcmu_fw_version *prcmu_get_fw_version(void) return fw_info.valid ? &fw_info.version : NULL; } +static bool prcmu_is_ulppll_disabled(void) +{ + struct prcmu_fw_version *ver; + + ver = prcmu_get_fw_version(); + + if (ver) + return (ver->project == PRCMU_FW_PROJECT_U8420_SYSCLK); + else + return false; +} + bool prcmu_has_arm_maxopp(void) { return (readb(tcdm_base + PRCM_AVS_VARM_MAX_OPP) & @@ -1308,10 +1321,23 @@ static int request_sysclk(bool enable) static int request_timclk(bool enable) { - u32 val = (PRCM_TCR_DOZE_MODE | PRCM_TCR_TENSEL_MASK); + u32 val; + + /* + * On the U8420_CLKSEL firmware, the ULP (Ultra Low Power) + * PLL is disabled so we cannot use doze mode, this will + * stop the clock on this firmware. + */ + if (prcmu_is_ulppll_disabled()) + val = 0; + else + val = (PRCM_TCR_DOZE_MODE | PRCM_TCR_TENSEL_MASK); if (!enable) - val |= PRCM_TCR_STOP_TIMERS; + val |= PRCM_TCR_STOP_TIMERS | + PRCM_TCR_DOZE_MODE | + PRCM_TCR_TENSEL_MASK; + writel(val, PRCM_TCR); return 0; @@ -1615,7 +1641,8 @@ unsigned long prcmu_clock_rate(u8 clock) if (clock < PRCMU_NUM_REG_CLOCKS) return clock_rate(clock); else if (clock == PRCMU_TIMCLK) - return ROOT_CLOCK_RATE / 16; + return prcmu_is_ulppll_disabled() ? + 32768 : ROOT_CLOCK_RATE / 16; else if (clock == PRCMU_SYSCLK) return ROOT_CLOCK_RATE; else if (clock == PRCMU_PLLSOC0) @@ -2646,6 +2673,8 @@ static char *fw_project_name(u32 project) return "U8520 MBL"; case PRCMU_FW_PROJECT_U8420: return "U8420"; + case PRCMU_FW_PROJECT_U8420_SYSCLK: + return "U8420-sysclk"; case PRCMU_FW_PROJECT_U9540: return "U9540"; case PRCMU_FW_PROJECT_A9420: @@ -2693,27 +2722,18 @@ static int db8500_irq_init(struct device_node *np) return 0; } -static void dbx500_fw_version_init(struct platform_device *pdev, - u32 version_offset) +static void dbx500_fw_version_init(struct device_node *np) { - struct resource *res; void __iomem *tcpm_base; u32 version; - res = platform_get_resource_byname(pdev, IORESOURCE_MEM, - "prcmu-tcpm"); - if (!res) { - dev_err(&pdev->dev, - "Error: no prcmu tcpm memory region provided\n"); - return; - } - tcpm_base = ioremap(res->start, resource_size(res)); + tcpm_base = of_iomap(np, 1); if (!tcpm_base) { - dev_err(&pdev->dev, "no prcmu tcpm mem region provided\n"); + pr_err("no prcmu tcpm mem region provided\n"); return; } - version = readl(tcpm_base + version_offset); + version = readl(tcpm_base + DB8500_PRCMU_FW_VERSION_OFFSET); fw_info.version.project = (version & 0xFF); fw_info.version.api_version = (version >> 8) & 0xFF; fw_info.version.func_version = (version >> 16) & 0xFF; @@ -2731,7 +2751,7 @@ static void dbx500_fw_version_init(struct platform_device *pdev, iounmap(tcpm_base); } -void __init db8500_prcmu_early_init(u32 phy_base, u32 size) +void __init db8500_prcmu_early_init(void) { /* * This is a temporary remap to bring up the clocks. It is @@ -2740,9 +2760,16 @@ void __init db8500_prcmu_early_init(u32 phy_base, u32 size) * clock driver can probe independently. An early initcall will * still be needed, but it can be diverted into drivers/clk/ux500. */ - prcmu_base = ioremap(phy_base, size); - if (!prcmu_base) + struct device_node *np; + + np = of_find_compatible_node(NULL, NULL, "stericsson,db8500-prcmu"); + prcmu_base = of_iomap(np, 0); + if (!prcmu_base) { + of_node_put(np); pr_err("%s: ioremap() of prcmu registers failed!\n", __func__); + } + dbx500_fw_version_init(np); + of_node_put(np); spin_lock_init(&mb0_transfer.lock); spin_lock_init(&mb0_transfer.dbb_irqs_lock); @@ -3108,7 +3135,6 @@ static int db8500_prcmu_probe(struct platform_device *pdev) return -ENOMEM; } init_prcm_registers(); - dbx500_fw_version_init(pdev, DB8500_PRCMU_FW_VERSION_OFFSET); res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "prcmu-tcdm"); if (!res) { dev_err(&pdev->dev, "no prcmu tcdm region provided\n"); diff --git a/include/linux/mfd/db8500-prcmu.h b/include/linux/mfd/db8500-prcmu.h index 813710aa2cfd..1fc75d2b4a38 100644 --- a/include/linux/mfd/db8500-prcmu.h +++ b/include/linux/mfd/db8500-prcmu.h @@ -489,7 +489,7 @@ struct prcmu_auto_pm_config { #ifdef CONFIG_MFD_DB8500_PRCMU -void db8500_prcmu_early_init(u32 phy_base, u32 size); +void db8500_prcmu_early_init(void); int prcmu_set_rc_a2p(enum romcode_write); enum romcode_read prcmu_get_rc_p2a(void); enum ap_pwrst prcmu_get_xp70_current_state(void); @@ -546,7 +546,7 @@ void db8500_prcmu_write_masked(unsigned int reg, u32 mask, u32 value); #else /* !CONFIG_MFD_DB8500_PRCMU */ -static inline void db8500_prcmu_early_init(u32 phy_base, u32 size) {} +static inline void db8500_prcmu_early_init(void) {} static inline int prcmu_set_rc_a2p(enum romcode_write code) { diff --git a/include/linux/mfd/dbx500-prcmu.h b/include/linux/mfd/dbx500-prcmu.h index 238401a50d0b..e2571040c7e8 100644 --- a/include/linux/mfd/dbx500-prcmu.h +++ b/include/linux/mfd/dbx500-prcmu.h @@ -190,6 +190,7 @@ enum ddr_pwrst { #define PRCMU_FW_PROJECT_U8500_MBL2 12 /* Customer specific */ #define PRCMU_FW_PROJECT_U8520 13 #define PRCMU_FW_PROJECT_U8420 14 +#define PRCMU_FW_PROJECT_U8420_SYSCLK 17 #define PRCMU_FW_PROJECT_A9420 20 /* [32..63] 9540 and derivatives */ #define PRCMU_FW_PROJECT_U9540 32 @@ -211,9 +212,9 @@ struct prcmu_fw_version { #if defined(CONFIG_UX500_SOC_DB8500) -static inline void prcmu_early_init(u32 phy_base, u32 size) +static inline void prcmu_early_init(void) { - return db8500_prcmu_early_init(phy_base, size); + return db8500_prcmu_early_init(); } static inline int prcmu_set_power_state(u8 state, bool keep_ulp_clk, @@ -401,7 +402,7 @@ static inline int prcmu_config_a9wdog(u8 num, bool sleep_auto_off) } #else -static inline void prcmu_early_init(u32 phy_base, u32 size) {} +static inline void prcmu_early_init(void) {} static inline int prcmu_set_power_state(u8 state, bool keep_ulp_clk, bool keep_ap_pll)