From patchwork Fri Nov 8 13:31:42 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhangfei Gao X-Patchwork-Id: 178908 Delivered-To: patch@linaro.org Received: by 2002:a92:38d5:0:0:0:0:0 with SMTP id g82csp2711562ilf; Fri, 8 Nov 2019 05:32:50 -0800 (PST) X-Google-Smtp-Source: APXvYqzg1yBsG9ELVIbiuOajem8iHdjllCoo+1sXFSWQMdFnfwg6dXozbUMb7EwncjKYUPov0ySr X-Received: by 2002:a17:906:958b:: with SMTP id r11mr8837612ejx.332.1573219969915; Fri, 08 Nov 2019 05:32:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573219969; cv=none; d=google.com; s=arc-20160816; b=rYFdDf72B4VRhDcFPy0RBCLqBGkyzTb8e3XlJbJ4jSWKW4sbhGukc84KwcKGjfLzw9 u6AAXCnC3YubXhj59L5l9fP9iN7m6uO5bR14SSNR8Aa8InZrVCVCtUEYgejYqknE0nK6 Y4yMPw/25fbh82R3/AUBxJGa58eCr0OEmA1wOJYnzpZtnudfqYTDVTp8x+Y+ct3qjzjV EyrHa+GAoQO4Xv/cnDxCJLzdfxFHtN9Q6zuWDVWa2Og/jFfDnnnXBhGH8hPwf6C/VNp/ F7B+NEvpES4LLbWjq2o0OUKNVRCK9krF6R/3vcnHaY2tMW5Ofu2vNcwWR57RdT4nr8GT FnlA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=cfpg9lXoO3GI47l6Tfb34t3Cc2krZOv/mwnJIDHcsuU=; b=KTAK9YjZmqKIf89uIeVvW7u/+uo/TmghFVIjAmuqxcj4IW+8J3G08gB0AykNfXzZew JS6bNGTeCS/vnC2GJsQlDub5PNWSzS+lTQmyGtJ6du2GpBlFKLFrZCZCdfgyOFi9CWWu VgcAdVEF3KS5h5iY+nekb01TfupqukcEU8DfO2aNph5yJQdD9CbUMgbtofzqCZ8U+Fmu o3xbg2jGuDWW5JF6YCCGgwmozwxoemQJ6ZLBsyTQz8X/q6owbvyImLrpvoPAjvKIpY12 A7oDycnwm8AachP22DZxziGMsIf7AFMKeSQq306zFEHVICk8GUYTtko1KPa8Q4d2135G ysgA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=AlnvKrZS; spf=pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id jt21si3557713ejb.390.2019.11.08.05.32.49; Fri, 08 Nov 2019 05:32:49 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=AlnvKrZS; spf=pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727824AbfKHNct (ORCPT + 3 others); Fri, 8 Nov 2019 08:32:49 -0500 Received: from mail-pf1-f196.google.com ([209.85.210.196]:41840 "EHLO mail-pf1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727578AbfKHNcs (ORCPT ); Fri, 8 Nov 2019 08:32:48 -0500 Received: by mail-pf1-f196.google.com with SMTP id p26so4569239pfq.8 for ; Fri, 08 Nov 2019 05:32:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=cfpg9lXoO3GI47l6Tfb34t3Cc2krZOv/mwnJIDHcsuU=; b=AlnvKrZSDjhFhHQKGbJ0yHRmOF2f7eIwvtbPB1f41P0mADSoSuFRC5XLKstkF5GyGv jpTLnHqB1NyIHWMicumN4qfjGO924EMzn/9RHGR/mwZhWiK9EwUbbN3rKHGoxi9wA1lo TfVxZALVVWqPj5L/5rwjTyzRD+PhWofziNJvxSI7QIzsHhlENwK5G+2yukGGyFAcP0pL pY7XYWE/vl42bdjafrethrK/+mD4mctyfaZzVjBcJ0hU1bOipYBPaeHat8JUTV9RirE9 zqAdIPp5rA9PadF/JOq/HhtvvwmnBn6LhUKaFtNyD/GWvHNgoOQMUlNLY2IUKFVuUnf8 ddxA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=cfpg9lXoO3GI47l6Tfb34t3Cc2krZOv/mwnJIDHcsuU=; b=HIUmSWLl7UKwGGckSi2/zHvkEggtHC1PRfz8Tu3kOePM0Tz4vSI/iLo/nF2vup4zTf +w7xSH3HaAaRhlrRmagvpsbav+uU/xrnY38z0jeCuePnsQoE7oJPtCgkQ5QHcUt4O27u 6PGIUtu3A+g5BnZhHrdMs1ljuV8IgLxLkA4bIR68GtOzo5H3ssQnXlip07ht5JZptNUo MQs6ASp0huYpBTXFl6oAjS3XqtivODIL30v5SeIhqNqhkGbgyZy+gwd4ueTbeaku+hoe g1/qmvMOoGlWZZCnpWE0oumUje9bwIWpHPV14qEK+lpiOku1MO5iW3cnBk85t9X1mwfr Cg5A== X-Gm-Message-State: APjAAAUMfpKuGcAvXOVOlPxxEMTgDEQPTRlLgZhIi3tX+QSp1s/r2t9t /ZxmurxqJAmyfknrzaKNMWut5A== X-Received: by 2002:a17:90a:a102:: with SMTP id s2mr13734284pjp.48.1573219968023; Fri, 08 Nov 2019 05:32:48 -0800 (PST) Received: from localhost.localdomain ([240e:362:48f:8f00:79bd:a8a7:1834:2d1a]) by smtp.gmail.com with ESMTPSA id 12sm7626483pjm.11.2019.11.08.05.32.26 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 08 Nov 2019 05:32:47 -0800 (PST) From: Zhangfei Gao To: Greg Kroah-Hartman , Arnd Bergmann , Herbert Xu , jonathan.cameron@huawei.com, grant.likely@arm.com, jean-philippe , Jerome Glisse , ilias.apalodimas@linaro.org, francois.ozog@linaro.org, kenneth-lee-2012@foxmail.com, Wangzhou , "haojian . zhuang" , guodong.xu@linaro.org Cc: linux-accelerators@lists.ozlabs.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, iommu@lists.linux-foundation.org, Kenneth Lee , Zaibo Xu , Zhangfei Gao Subject: [RESEND PATCH v8 1/3] uacce: Add documents for uacce Date: Fri, 8 Nov 2019 21:31:42 +0800 Message-Id: <1573219904-17594-2-git-send-email-zhangfei.gao@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1573219904-17594-1-git-send-email-zhangfei.gao@linaro.org> References: <1573219904-17594-1-git-send-email-zhangfei.gao@linaro.org> Sender: linux-crypto-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org From: Kenneth Lee Uacce (Unified/User-space-access-intended Accelerator Framework) is a kernel module targets to provide Shared Virtual Addressing (SVA) between the accelerator and process. This patch add document to explain how it works. Signed-off-by: Kenneth Lee Signed-off-by: Zaibo Xu Signed-off-by: Zhou Wang Signed-off-by: Zhangfei Gao --- Documentation/misc-devices/uacce.rst | 159 +++++++++++++++++++++++++++++++++++ 1 file changed, 159 insertions(+) create mode 100644 Documentation/misc-devices/uacce.rst -- 2.7.4 diff --git a/Documentation/misc-devices/uacce.rst b/Documentation/misc-devices/uacce.rst new file mode 100644 index 0000000..733521a --- /dev/null +++ b/Documentation/misc-devices/uacce.rst @@ -0,0 +1,159 @@ +.. SPDX-License-Identifier: GPL-2.0 + +Introduction of Uacce +--------------------- + +Uacce (Unified/User-space-access-intended Accelerator Framework) targets to +provide Shared Virtual Addressing (SVA) between accelerators and processes. +So accelerator can access any data structure of the main cpu. +This differs from the data sharing between cpu and io device, which share +only data content rather than address. +Because of the unified address, hardware and user space of process can +share the same virtual address in the communication. +Uacce takes the hardware accelerator as a heterogeneous processor, while +IOMMU share the same CPU page tables and as a result the same translation +from va to pa. + + __________________________ __________________________ + | | | | + | User application (CPU) | | Hardware Accelerator | + |__________________________| |__________________________| + + | | + | va | va + V V + __________ __________ + | | | | + | MMU | | IOMMU | + |__________| |__________| + | | + | | + V pa V pa + _______________________________________ + | | + | Memory | + |_______________________________________| + + + +Architecture +------------ + +Uacce is the kernel module, taking charge of iommu and address sharing. +The user drivers and libraries are called WarpDrive. + +The uacce device, built around the IOMMU SVA API, can access multiple +address spaces, including the one without PASID. + +A virtual concept, queue, is used for the communication. It provides a +FIFO-like interface. And it maintains a unified address space between the +application and all involved hardware. + + ___________________ ________________ + | | user API | | + | WarpDrive library | ------------> | user driver | + |___________________| |________________| + | | + | | + | queue fd | + | | + | | + v | + ___________________ _________ | + | | | | | mmap memory + | Other framework | | uacce | | r/w interface + | crypto/nic/others | |_________| | + |___________________| | + | | | + | register | register | + | | | + | | | + | _________________ __________ | + | | | | | | + ------------- | Device Driver | | IOMMU | | + |_________________| |__________| | + | | + | V + | ___________________ + | | | + -------------------------- | Device(Hardware) | + |___________________| + + +How does it work +---------------- + +Uacce uses mmap and IOMMU to play the trick. + +Uacce creates a chrdev for every device registered to it. New queue is +created when user application open the chrdev. The file descriptor is used +as the user handle of the queue. +The accelerator device present itself as an Uacce object, which exports as +a chrdev to the user space. The user application communicates with the +hardware by ioctl (as control path) or share memory (as data path). + +The control path to the hardware is via file operation, while data path is +via mmap space of the queue fd. + +The queue file address space: +/** + * enum uacce_qfrt: qfrt type + * @UACCE_QFRT_MMIO: device mmio region + * @UACCE_QFRT_DUS: device user share region + */ +enum uacce_qfrt { + UACCE_QFRT_MMIO = 0, + UACCE_QFRT_DUS = 1, +}; + +All regions are optional and differ from device type to type. +Each region can be mmapped only once, otherwise -EEXIST returns. + +The device mmio region is mapped to the hardware mmio space. It is generally +used for doorbell or other notification to the hardware. It is not fast enough +as data channel. + +The device user share region is used for share data buffer between user process +and device. + + +The Uacce register API +---------------------- + +The register API is defined in uacce.h. + + struct uacce_interface { + char name[UACCE_MAX_NAME_SIZE]; + unsigned int flags; + const struct uacce_ops *ops; + }; + +According to the IOMMU capability, uacce_interface flags can be: + +/** + * UACCE Device flags: + * UACCE_DEV_SVA: Shared Virtual Addresses + * Support PASID + * Support device page faults (PCI PRI or SMMU Stall) + */ +#define UACCE_DEV_SVA BIT(0) + +struct uacce_device *uacce_register(struct device *parent, + struct uacce_interface *interface); +void uacce_unregister(struct uacce_device *uacce); + +uacce_register results can be: +a. If uacce module is not compiled, ERR_PTR(-ENODEV) +b. Succeed with the desired flags +c. Succeed with the negotiated flags, for example + uacce_interface.flags = UACCE_DEV_SVA but uacce->flags = ~UACCE_DEV_SVA +So user driver need check return value as well as the negotiated uacce->flags. + + +The user driver +--------------- + +The queue file mmap space will need a user driver to wrap the communication +protocol. Uacce provides some attributes in sysfs for the user driver to +match the right accelerator accordingly. +More details in Documentation/ABI/testing/sysfs-driver-uacce.