From patchwork Mon Nov 25 13:59:05 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Niklas Cassel X-Patchwork-Id: 180157 Delivered-To: patch@linaro.org Received: by 2002:a92:38d5:0:0:0:0:0 with SMTP id g82csp3188183ilf; Mon, 25 Nov 2019 05:59:36 -0800 (PST) X-Google-Smtp-Source: APXvYqyvlU6OeCZlxjH64jHFB4X6guqUim+bcwyAJh2s5BpMqOLwzd4vc7j7OI1SmlXmvkRbXo1/ X-Received: by 2002:a17:906:c293:: with SMTP id r19mr37021643ejz.69.1574690376072; Mon, 25 Nov 2019 05:59:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574690376; cv=none; d=google.com; s=arc-20160816; b=KvWZ6/Bs8ydKYDTPW5cw0Z5kzdhJOAenW/OVBIkwd5q2NhaRAYaAfOeyApGiZn476j LLQXlPsvpCh9KwICLujGMT1JoMOEv/9NyzZ5gm3f5U++i4AW8HUSO57KdK9TdaTL5Ng0 JwACnmkzdEYgWKKv5dpGvyo7gDAjUqTdQA7tkLiNdmove0Dv/y8DksB2X5iAne0FyFgk zT+GhvoWHuIDoQ8ugx4y2wzcFpjFsJioi3ljcHy7fx6Nrju1mKv1FO9+TAxamiGlfSQE gH7RXlYoG3/6ueNvmbdC+TbCQwFuwac2Gn/n9392IJPQuKiVokNJpAir/fWhwZHnzdMm Se9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=mFx2G6rwu7kpdvcXD41l6BM92KOVYIpnpySewMnY058=; b=K+0/EfT8AKscqAM4sHYiRlF0c7pu1wSdHSui8o9UAa8bMDCSSgIi0X5PPobWim5mrm 6azBkUD49dY7Dbg5/1/kXbtAbcPvuf4in7tOFj4uF9CwDcB8APuOk1shXxJn75lE9c/s kn0EaLvC0bLriIVXAzhevzYMEhN4oahmRpqs7y6WgCB4bn/98yg55aSfcvte5h8m76YN EABbqL51JbXLxPE8uF93Yfy9x8a+SF9nI2zY3DtSPnsKMT2kMCw3cibgspc2qdOny5Fg IvwUe1SZYR0Qs0lkKpWkgUnVq1TktENckFwFNhpaD2RPXThVEaVKf4BZK1y9PapksfUF Hbbg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zmgWdTfe; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c10si5105709edv.360.2019.11.25.05.59.35; Mon, 25 Nov 2019 05:59:36 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zmgWdTfe; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727907AbfKYN7e (ORCPT + 15 others); Mon, 25 Nov 2019 08:59:34 -0500 Received: from mail-lj1-f195.google.com ([209.85.208.195]:33372 "EHLO mail-lj1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727904AbfKYN7e (ORCPT ); Mon, 25 Nov 2019 08:59:34 -0500 Received: by mail-lj1-f195.google.com with SMTP id t5so16005950ljk.0 for ; Mon, 25 Nov 2019 05:59:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=mFx2G6rwu7kpdvcXD41l6BM92KOVYIpnpySewMnY058=; b=zmgWdTfearD+sHjWeRlK/bx0dgy/bakLlEYxv8GGf+siHKTg8Pd29fjMZvoTWR5uS7 Pv7/bI+YTelbau7+aLwKBalnifKR5722jLwOg9/+0nRfFVE4bv7QWmUyupBm123opiZw LzPE7f/aWEugYp1FYSUNUyfZCVWJXnrAwcsjeR3p5f3LWlTfuY3uLWhx4HjaCtjW1INw 3bAMgT0va6MHiOYgdrTP5MQQT0R/aODxvK/vi3aFRW+tojJkrsJPMlMf+gy/UmteOfbF W2/HXRW/Nnod0De3hIAseGbAiGbExUflxWVqtbM9uXV1rjs/qC/1TtDPoiOabAAmvqTQ lzxw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=mFx2G6rwu7kpdvcXD41l6BM92KOVYIpnpySewMnY058=; b=mWGWPqZjCKFz5Sv5aGxBjtHb1I71UXmDKI1+JEtbi4XRCdLfNhkUNAz4YAdzKvW2ah QUulGynkmcyp+ly8epBvwObNiVFZwju+aw3IwvV139ghXdbO+ax/4PNzfF9ZCgrajOkD fzf/U8ma+hr9iWQ2ndboRXCZOTPRndDwidSKCzbbOzl2an8UPPGzWNqWeO/jx3hZVKa3 RDylrY1JaZsdeg4BOVrUKzlG3X3DYn/Sx4yj9tbDWQ6r+h5dGu35RrPTkp8isjOYMsoO Y/Di2/zAs+gEIXmoogyGrqC6WIC01Zl6wufRCjZfv3xqU+xBR5dY0wzdpte9S4g+8Rx1 rzQQ== X-Gm-Message-State: APjAAAUrMTI55oJFLjNhjtJToa7kUb2Z5qp18yeJuYaVsQCHVNk/CcSi nVoJFPUXD7qR6xOBfopMGCIcwg== X-Received: by 2002:a2e:7016:: with SMTP id l22mr22669006ljc.227.1574690371750; Mon, 25 Nov 2019 05:59:31 -0800 (PST) Received: from centauri.lan (ua-84-217-220-205.bbcust.telenor.se. [84.217.220.205]) by smtp.gmail.com with ESMTPSA id s23sm4041871ljm.20.2019.11.25.05.59.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Nov 2019 05:59:31 -0800 (PST) From: Niklas Cassel To: Andy Gross , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, amit.kucheria@linaro.org, sboyd@kernel.org, Jorge Ramirez-Ortiz , Niklas Cassel , Michael Turquette , linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 3/7] clk: qcom: hfpll: register as clock provider Date: Mon, 25 Nov 2019 14:59:05 +0100 Message-Id: <20191125135910.679310-4-niklas.cassel@linaro.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191125135910.679310-1-niklas.cassel@linaro.org> References: <20191125135910.679310-1-niklas.cassel@linaro.org> MIME-Version: 1.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: Jorge Ramirez-Ortiz Make the output of the high frequency pll a clock provider. On the QCS404 this PLL controls cpu frequency scaling. Co-developed-by: Niklas Cassel Signed-off-by: Niklas Cassel Signed-off-by: Jorge Ramirez-Ortiz Reviewed-by: Bjorn Andersson Acked-by: Stephen Boyd --- Changes since v2: -None drivers/clk/qcom/hfpll.c | 10 +++++++++- 1 file changed, 9 insertions(+), 1 deletion(-) -- 2.23.0 diff --git a/drivers/clk/qcom/hfpll.c b/drivers/clk/qcom/hfpll.c index a6de7101430c..e64c0fd82fe4 100644 --- a/drivers/clk/qcom/hfpll.c +++ b/drivers/clk/qcom/hfpll.c @@ -57,6 +57,7 @@ static int qcom_hfpll_probe(struct platform_device *pdev) .num_parents = 1, .ops = &clk_ops_hfpll, }; + int ret; h = devm_kzalloc(dev, sizeof(*h), GFP_KERNEL); if (!h) @@ -79,7 +80,14 @@ static int qcom_hfpll_probe(struct platform_device *pdev) h->clkr.hw.init = &init; spin_lock_init(&h->lock); - return devm_clk_register_regmap(&pdev->dev, &h->clkr); + ret = devm_clk_register_regmap(dev, &h->clkr); + if (ret) { + dev_err(dev, "failed to register regmap clock: %d\n", ret); + return ret; + } + + return devm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get, + &h->clkr.hw); } static struct platform_driver qcom_hfpll_driver = {