From patchwork Thu Nov 28 16:49:52 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 180454 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp373340ile; Thu, 28 Nov 2019 08:50:16 -0800 (PST) X-Google-Smtp-Source: APXvYqyhPtVzu2+JZjATKgDyI4ZueFa+ePndFXyWZMUfSs50BXcwgQU8Yc4I9s7VABRqJvm7NoSd X-Received: by 2002:a17:906:f90e:: with SMTP id lc14mr7310225ejb.70.1574959816553; Thu, 28 Nov 2019 08:50:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574959816; cv=none; d=google.com; s=arc-20160816; b=Bcvm5vEJxj//N8JchCPfHaWNP92LiNfRJr90PtLHWVt6vjqp/+inyctAkeig3tlRrQ 5cjMj8vt1T3zcGGJjAvGpV6ieL7yxFU3Ejs1JvCZaeKHkrYSoUz9euZKQ2yanVseSIoh /HuspwtVG1h/UIglnjtT3bAhNGWFUI20rtNw4I01T0r5ZOtQ65H2328dp/vQBZUcW7aI uE+OsvUZo9m3kdGp9ARXNf2XU7TUSZxS7t5JO3IGCuBamSavfJWHv/4NC3viicPFs7vQ XVCxGfagLqyQ3JHS/Tj7tEgQ29y4JyGs3jLNgpAPYhIQ6SnktnQiYDpNn6w9LvjUAZi/ cXaw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=as0Dyqn9IW+Ib7FMH96nGeZ/5dUyDxEzw1IqFd6RcLM=; b=sRgvYEaesF3qPrb6Qg0JCWCiPli695yGF8R5OfWAL9T7rvpX/p+6ZmAZObCLhDKMVy EpOcfxFIHwQ9M5KS2q6KTukCSr0pzxCxJvVUj9ZIu8tFWu58E3wZJvUmAxagGCXeDcch fIdoEvCPdQOd1WeyiTVyckmqqOci7QvamKD79E2ElBFQDYwVUL9tO6z+c+6hGwLFu7Ef W3lmrGvPXFUh2ENIa8Kfups4in0DzbPAFm+bhWQTP1jsSSn8lr5xuPLLGlOYggqvFyPG ZPq3lx0tU+QocVDT6znRdHlfio1f2QWTaq49eNuhjP42jwZY1ZDosYSRv2UAde2rWATR otkg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LWoQEcDU; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e26si12800266edv.82.2019.11.28.08.50.15; Thu, 28 Nov 2019 08:50:16 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LWoQEcDU; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726980AbfK1QuO (ORCPT + 15 others); Thu, 28 Nov 2019 11:50:14 -0500 Received: from mail-pg1-f195.google.com ([209.85.215.195]:46808 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726859AbfK1QuN (ORCPT ); Thu, 28 Nov 2019 11:50:13 -0500 Received: by mail-pg1-f195.google.com with SMTP id k1so4771103pga.13 for ; Thu, 28 Nov 2019 08:50:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=as0Dyqn9IW+Ib7FMH96nGeZ/5dUyDxEzw1IqFd6RcLM=; b=LWoQEcDUQHLetfKW6rW+t+LDD68rLNVYtb+J/5JvQjwdW2aCkD/yjcH+jbfyVtvH1P B+MXWFYRYwnd2grVFtyCK+NLuTWUPp1CmRnK1PxI/7J2Wet8vuP/tJwaPXyOeZfxp7Ji ZGgpo5WHMLI1xBw4tmsfd68A6ZnNXU/qJWUVCMaZFYsDsJlKGlnEjQzSGBjQFJac7zMB OFMCPKhQ3B6QDBzyULAvAf0RMWkl1CqZZo+beISxzWF4HTJLMQw8m+3FOr8RT6Ho7QIJ hu2J9gKiVLmU5Pj2CQO7JTKe/GIPgLr/gGT4FzH6qh6IzCdis72ohSNzRZTtpnVdQOJD lTfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=as0Dyqn9IW+Ib7FMH96nGeZ/5dUyDxEzw1IqFd6RcLM=; b=fT3Uldd1q/vsdY8lEpNtfBC1AOw+HPN5D84CQ0G6cEJq3C9k9dlat0fV7wWDgk9B1f s2C/RyGsGpfQDml4oH5QCLituzHbxX7+47y9KGzG7VOtStPl7+qxv2stjlSj2b2jvUiK 426YfMkOKG/pdycS89Le192vMH1+Anp2hr0bV0RnivguyRCK4jnkkUQyg+U5421/ogP5 YHsu/KD9qjyeZOfFNvrAW7wmtsb2Qu0E9fqmLeEz25oZSLZwuelA+T6DCsS4WBTDS/ew 171Nb4kNBjwCFclOD53ZnG3ONExHlI9KXUQ796edGiHf82Lb+Gos7oXo48w9VOVUGDwA aRDA== X-Gm-Message-State: APjAAAVud5plyJFlC6cdpLxOXeKHq6srHlX8O8VW+FYXANDHaPWTg3Jn l0CiaZInf0tVTLrLUI0dM8wFOHFzv9c= X-Received: by 2002:a63:cc05:: with SMTP id x5mr12334748pgf.141.1574959810877; Thu, 28 Nov 2019 08:50:10 -0800 (PST) Received: from xps15.cg.shawcable.net (S0106002369de4dac.cg.shawcable.net. [68.147.8.254]) by smtp.gmail.com with ESMTPSA id a15sm2450343pfh.169.2019.11.28.08.50.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Nov 2019 08:50:10 -0800 (PST) From: Mathieu Poirier To: stable@vger.kernel.org Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [stable 4.19][PATCH 07/17] clk: stm32mp1: fix HSI divider flag Date: Thu, 28 Nov 2019 09:49:52 -0700 Message-Id: <20191128165002.6234-8-mathieu.poirier@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191128165002.6234-1-mathieu.poirier@linaro.org> References: <20191128165002.6234-1-mathieu.poirier@linaro.org> Sender: stable-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: stable@vger.kernel.org From: Gabriel Fernandez commit d3f2e33c875de5052e032a9eefa64c897a930ed1 upstream The divider of HSI (clk-hsi-div) is power of two divider. Fixes: 9bee94e7b7da ("clk: stm32mp1: Introduce STM32MP1 clock driver") Signed-off-by: Gabriel Fernandez Signed-off-by: Stephen Boyd Cc: stable # 4.19 Signed-off-by: Mathieu Poirier --- drivers/clk/clk-stm32mp1.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) -- 2.17.1 diff --git a/drivers/clk/clk-stm32mp1.c b/drivers/clk/clk-stm32mp1.c index a907555b2a3d..d602ae72eb81 100644 --- a/drivers/clk/clk-stm32mp1.c +++ b/drivers/clk/clk-stm32mp1.c @@ -1655,8 +1655,8 @@ static const struct stm32_mux_cfg ker_mux_cfg[M_LAST] = { static const struct clock_config stm32mp1_clock_cfg[] = { /* Oscillator divider */ - DIV(NO_ID, "clk-hsi-div", "clk-hsi", 0, RCC_HSICFGR, 0, 2, - CLK_DIVIDER_READ_ONLY), + DIV(NO_ID, "clk-hsi-div", "clk-hsi", CLK_DIVIDER_POWER_OF_TWO, + RCC_HSICFGR, 0, 2, CLK_DIVIDER_READ_ONLY), /* External / Internal Oscillators */ GATE_MP1(CK_HSE, "ck_hse", "clk-hse", 0, RCC_OCENSETR, 8, 0),