From patchwork Tue Dec 3 22:53:33 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 180773 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp2187099ile; Tue, 3 Dec 2019 15:19:37 -0800 (PST) X-Google-Smtp-Source: APXvYqzGd2GNeM/OLfoCTPbIp82fbC/CIDFisCqltTbh9mr/7eHbmYRJxflzH2ijdG4W3M++u4LM X-Received: by 2002:a17:906:2e46:: with SMTP id r6mr1529303eji.310.1575415177031; Tue, 03 Dec 2019 15:19:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575415177; cv=none; d=google.com; s=arc-20160816; b=p5GaW8KpnhgcQEnRQjr5hUuu2sBhFTb26hYDafDi/3Rb86pvHb4CO3V+GWEItzEjmd DDIGcw7JCLKu2gc6WMHX+XUQv0geFHZJO58QTet8c7PHzp3KcIw5rTRersvVjssqaJRn KSw9z6LQaqC25zqysC3Abmjbaqs3gDmQ7AGazo/rQe+1ld7OXHwRrV+mvz+oUl7+UJ98 r0N78oQcTFNB6ia5gYAhxjnLgkPt1pzdoh9iX7QEhfeo/8CnBS1NY0iXcGbEVJCzgutX CNQ8NBiw6Px8irn7yuR0Jm6wFOooCOZ8V0ig35xX+f7A9eFxxBLP9RMu/jcLKAwOFzRx wfJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:references:in-reply-to :message-id:date:subject:to:from:dkim-signature; bh=KQ4nnssDdUX84cYwpBX+qRuZqhWJTbkOPZT8YrFeOhs=; b=Njq3Z4NJsOSkEuGSAoCN2vx2HCJOYPURhSFd5D7OtrcfVMMsKWXxkOF+iRFbGg1ML1 2RZf/N7vkD5quIKqceTz3OOwjsVyf/YBvmmoR/mtPkS8CYM8DcJlcuGvd2pT5IPQmBcs hfweV5H5XTgRjgf9AeqLKHruB9rBgkQT2Zn0uDohG3hlWaTh0d0fRUizwnGk+giK26uc HGeqlXFH0imRrBoRJY2zIPR/2iIVU3oOVZz6BcZKa2ExY3etDnqAO31ury6CT8TwZ5r7 v9fwn31leELJEow8PlI4GECN73bjfc46Z9+WfPwrgU9Sf1GF9AKC3yuOq6tRtRMUy5cJ 233A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eQqCE+sh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 92si3516498ede.273.2019.12.03.15.19.36 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 03 Dec 2019 15:19:37 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eQqCE+sh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:60292 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1icHSB-0000RL-1r for patch@linaro.org; Tue, 03 Dec 2019 18:19:35 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:58621) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1icH3e-0002wn-TS for qemu-devel@nongnu.org; Tue, 03 Dec 2019 17:54:16 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1icH3Z-0006um-7C for qemu-devel@nongnu.org; Tue, 03 Dec 2019 17:54:11 -0500 Received: from mail-pf1-x441.google.com ([2607:f8b0:4864:20::441]:39585) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1icH3X-0006cn-6X for qemu-devel@nongnu.org; Tue, 03 Dec 2019 17:54:09 -0500 Received: by mail-pf1-x441.google.com with SMTP id x28so2571052pfo.6 for ; Tue, 03 Dec 2019 14:53:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=KQ4nnssDdUX84cYwpBX+qRuZqhWJTbkOPZT8YrFeOhs=; b=eQqCE+shHPKIcO9Tsszm6MGoIgkVazn2NdvmjidCvDhFFv8TMKl5srUULllLUwbs9D ZsE7wD18a6tMOt+SZPxGrNyHDWqcuT0KLg26eGWYd+FL5+RnVV396rmD1txesA4Gqq8U PWsyacEjJD05oj+VqZFbx8uygjCS0/TSrTz35T9NBuWExQiYemzKe185UokdsqoILDxi bgjltdW8Qw73KKdVTL6MkHDQVF/83NykJy5TwjPeP+6DbuVMexjORfGFyoEORY2qR5ge MyWmzZdscFwnIqvmNHokbdwvLxU6c1n7HnVe3glHaGWLypsFKmHNZVq/HehUU8KxvW14 30xg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=KQ4nnssDdUX84cYwpBX+qRuZqhWJTbkOPZT8YrFeOhs=; b=XcnIpQgD6U5br/29QuPCsdDH1RJsDZ4+wWezWRBkkKZPpC1K28fL24Yyizxg/2mWef NBJ+RvxTKYxDX4h6P8BZtHiv2tQneCLrjFfcgo2k+FY3ffZpo09aw7dALOCrurNUTXVE Kc0ATDORaJr64f08mkmXgYrthFX0QUe7w0IQrXZxbB7HhqfegLEJpLSKSmBws6uNHUui U0NTOmIO5xkmiKslQD3EQA9RcStjKCe3+ZRgQhOZLynjDMcLmMGdEx3Dvf0q4CQGHUNm FjFr+yq7vikWCKemcLv2b2NKeZLeLCffrF3oe4vWpv0zLwHRfY1dDy/lwiYKNOIGaesy GfSw== X-Gm-Message-State: APjAAAUQQ9GHFJtyHEbhyX5JOfLw39WwbVTMBp5tKXC3rSFUME7grors HEj2UJYM97vyM+EJDo7/8X2CbRCzWyY= X-Received: by 2002:a62:fb0e:: with SMTP id x14mr308844pfm.194.1575413629919; Tue, 03 Dec 2019 14:53:49 -0800 (PST) Received: from localhost.localdomain (97-113-7-119.tukw.qwest.net. [97.113.7.119]) by smtp.gmail.com with ESMTPSA id d22sm3789713pjd.2.2019.12.03.14.53.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Dec 2019 14:53:49 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH 11/11] target/arm: Enable ARMv8.2-ATS1E1 in -cpu max Date: Tue, 3 Dec 2019 14:53:33 -0800 Message-Id: <20191203225333.17055-12-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191203225333.17055-1-richard.henderson@linaro.org> References: <20191203225333.17055-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::441 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" This includes enablement of ARMv8.1-PAN. Signed-off-by: Richard Henderson --- target/arm/cpu.c | 4 ++++ target/arm/cpu64.c | 5 +++++ 2 files changed, 9 insertions(+) -- 2.17.1 Reviewed-by: Peter Maydell diff --git a/target/arm/cpu.c b/target/arm/cpu.c index f3360dbb98..3b0c466137 100644 --- a/target/arm/cpu.c +++ b/target/arm/cpu.c @@ -2640,6 +2640,10 @@ static void arm_max_initfn(Object *obj) t = FIELD_DP32(t, MVFR2, FPMISC, 4); /* FP MaxNum */ cpu->isar.mvfr2 = t; + t = cpu->id_mmfr3; + t = FIELD_DP32(t, ID_MMFR3, PAN, 2); /* ATS1E1 */ + cpu->id_mmfr3 = t; + t = cpu->id_mmfr4; t = FIELD_DP32(t, ID_MMFR4, HPDS, 1); /* AA32HPD */ cpu->id_mmfr4 = t; diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c index 009411813f..9399253b4c 100644 --- a/target/arm/cpu64.c +++ b/target/arm/cpu64.c @@ -671,6 +671,7 @@ static void aarch64_max_initfn(Object *obj) t = FIELD_DP64(t, ID_AA64MMFR1, HPDS, 1); /* HPD */ t = FIELD_DP64(t, ID_AA64MMFR1, LO, 1); t = FIELD_DP64(t, ID_AA64MMFR1, VH, 1); + t = FIELD_DP64(t, ID_AA64MMFR1, PAN, 2); /* ATS1E1 */ cpu->isar.id_aa64mmfr1 = t; /* Replicate the same data to the 32-bit id registers. */ @@ -691,6 +692,10 @@ static void aarch64_max_initfn(Object *obj) u = FIELD_DP32(u, ID_ISAR6, SPECRES, 1); cpu->isar.id_isar6 = u; + u = cpu->id_mmfr3; + u = FIELD_DP32(u, ID_MMFR3, PAN, 2); /* ATS1E1 */ + cpu->id_mmfr3 = u; + /* * FIXME: We do not yet support ARMv8.2-fp16 for AArch32 yet, * so do not set MVFR1.FPHP. Strictly speaking this is not legal,