From patchwork Wed Dec 11 23:09:21 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mike Leach X-Patchwork-Id: 181367 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp139657ile; Wed, 11 Dec 2019 15:09:30 -0800 (PST) X-Google-Smtp-Source: APXvYqwGA8sMzYY/LY1kNKkmx9jgJpUJZbSAUPVbE2RmWk0reYusuc/yTdZDR3pePJAJsMN7RWw5 X-Received: by 2002:aca:f495:: with SMTP id s143mr4334483oih.118.1576105770360; Wed, 11 Dec 2019 15:09:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1576105770; cv=none; d=google.com; s=arc-20160816; b=er8qU/MLQbjcYKqOi1EidMS3RFShMWuhiX4X+blMt8yepUq6q4VzGMF2mIpdQ1Pqkb GlEqujkTeZ2pEOCb0Dpa+Xz/hR//V9W2ce6hu6Jr/rzqptTbla7CPIw1MXDwNl8x2PpC R7pIAroFTNxU3QLLEXCQSs7ypefYAp1VzmK1kWadYKsjcbB7wLmAFNqaOpLwwkQBPt4X fnEnrY+CriWI2WaXlqAApjY+zanofD4Nrc4xF7bquK+ioxPJh4smwaQYK6HAHOjNSCd2 utTRjyMII3erw+PLNnT2cAgJPtJVQ9+JyzYWK1bW53fhqiSAyGfII526a2jHWVAiBLov 5e/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=BucIs76BJlau9NCsGrtA8TwA9hcR+pRMGii5xstBwn8=; b=B3f+TaQzcvgTOv2mTW50NIKHfD3WiwDU00xFFNT6aJQaor+szb44oW2/drM1HSOWsE zxm8dnkTLPaJx8q5Atzww0AUUwkykQUszU2t1e2tvdV4Vgqe/3fWa0hlpOXzM7SC+Eua FrVzmepZuEgmfWCvVKTQ655thTrPo0hpQKoTLctY7i2pakVR9heQOr5eU2uJICBFlOGh J3WJf/m78+UJPWnQfZAmHp45tqQHQZ86g6tA6cJ+L8NN47CRCTIfQK6sk8KQeEU5XEfa hI8et1+2Z+kqc7XlP9/f0p4zp5J0r7l/zS5qoRUrkuFZGP91XJG+uhBL7Dna4TZ6Dsr/ hfbA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LM3+C+Aq; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b10si2148003otp.124.2019.12.11.15.09.30; Wed, 11 Dec 2019 15:09:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LM3+C+Aq; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726949AbfLKXJ3 (ORCPT + 8 others); Wed, 11 Dec 2019 18:09:29 -0500 Received: from mail-wm1-f68.google.com ([209.85.128.68]:33305 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726141AbfLKXJ2 (ORCPT ); Wed, 11 Dec 2019 18:09:28 -0500 Received: by mail-wm1-f68.google.com with SMTP id d139so2260971wmd.0 for ; Wed, 11 Dec 2019 15:09:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=BucIs76BJlau9NCsGrtA8TwA9hcR+pRMGii5xstBwn8=; b=LM3+C+Aq7ihUEpHyeG7WLc07R8S3QeAbqy4wuxiC6cn0eyO1YnFTq8bhOHFg7yhao3 ua444tPnMmZK/m3ISjVFUUvWzNSCgOJkXSahlPVsnvI0tnmubN6m0xB9S2c/8Up/DDNA nhqFrFtFjyuRD8R7UpxfhK2d7kMyfezl8HNo47/JGvjotdr2/+KxZMmCA1dwJw9mb6Hk r3RjFnQPTYHp4ZnkXBVNHYsVeCfB/NUeZqdhJG4OH1oa7I5+FCSWRI8btGa9RRcOBlM5 LTfygmtvKlctxK20j33FKoo/EvmtLojwQzukBaf7D1P154V4DTyzlE160bRgO5JnMM9A MEDw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=BucIs76BJlau9NCsGrtA8TwA9hcR+pRMGii5xstBwn8=; b=hUX6+SDOJLUtdgeFzyPOAYZBn+/JkX43KeB7leBGoV2VYqnNlrFJFUvdLHa64bUxjG Y8vt2lFTXqK8Ullh5dLl1DPs9bj/6P91u5DUVYvLsvrIlj66Q+ERQIYw6+mEVDGy0mgs 1ZNqjg+9UCqx0nD+5lvilfluXJqQejkeQI/YUnWTDhZfMPzd+oquw4ZhrBm7VtNHfUqh KdQGLCwc0fPcg2ky5FVNMa5jJZp6Kux6rupxp1mptmdqQgsCoO8R+dr9asuU/66YjMei ksxZp3ZIvHmvct6dCcuyAIWGbyUA5HIsG95156Gp2aRDbeKUqUeEg82gfZ3wVuI6jLVE Advg== X-Gm-Message-State: APjAAAVbDAME7RmRR/UAaBARrgSWflDFXpDRD4Cjg/4U0TRIUU6itAuz X+tXn0JIi3EenbLHCt3Q3MyTVxBMQRI= X-Received: by 2002:a7b:c00c:: with SMTP id c12mr2641869wmb.34.1576105764687; Wed, 11 Dec 2019 15:09:24 -0800 (PST) Received: from linaro.org ([2a00:23c5:6815:3901:140f:3f8d:647c:49b0]) by smtp.gmail.com with ESMTPSA id d10sm3895771wrw.64.2019.12.11.15.09.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Dec 2019 15:09:24 -0800 (PST) From: Mike Leach To: mike.leach@linaro.org, linux-arm-kernel@lists.infradead.org, coresight@lists.linaro.org, devicetree@vger.kernel.org Cc: mathieu.poirier@linaro.org, suzuki.poulose@arm.com, robh+dt@kernel.org, liviu.dudau@arm.com, sudeep.holla@arm.com, lorenzo.pieralisi@arm.com, agross@kernel.org Subject: [PATCH v6 12/15] dt-bindings: hisilicon: Add CTI bindings for hi-6220 Date: Wed, 11 Dec 2019 23:09:21 +0000 Message-Id: <20191211230921.5519-1-mike.leach@linaro.org> X-Mailer: git-send-email 2.17.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Adds in CTI device tree information for the Hikey620 board. Signed-off-by: Mike Leach Reviewed-by: Mathieu Poirier Tested-by: Leo Yan --- .../boot/dts/hisilicon/hi6220-coresight.dtsi | 130 ++++++++++++++++-- 1 file changed, 122 insertions(+), 8 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi index 651771a73ed6..27f067e87601 100644 --- a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi @@ -213,7 +213,7 @@ }; }; - etm@f659c000 { + etm0: etm@f659c000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0 0xf659c000 0 0x1000>; @@ -232,7 +232,7 @@ }; }; - etm@f659d000 { + etm1: etm@f659d000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0 0xf659d000 0 0x1000>; @@ -251,7 +251,7 @@ }; }; - etm@f659e000 { + etm2: etm@f659e000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0 0xf659e000 0 0x1000>; @@ -270,7 +270,7 @@ }; }; - etm@f659f000 { + etm3: etm@f659f000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0 0xf659f000 0 0x1000>; @@ -289,7 +289,7 @@ }; }; - etm@f65dc000 { + etm4: etm@f65dc000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0 0xf65dc000 0 0x1000>; @@ -308,7 +308,7 @@ }; }; - etm@f65dd000 { + etm5: etm@f65dd000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0 0xf65dd000 0 0x1000>; @@ -327,7 +327,7 @@ }; }; - etm@f65de000 { + etm6: etm@f65de000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0 0xf65de000 0 0x1000>; @@ -346,7 +346,7 @@ }; }; - etm@f65df000 { + etm7: etm@f65df000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0 0xf65df000 0 0x1000>; @@ -364,5 +364,119 @@ }; }; }; + + /* System CTIs */ + /* CTI 0 - TMC and TPIU connections */ + cti@f6403000 { + compatible = "arm,coresight-cti", "arm,primecell"; + reg = <0 0xf6403000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + }; + + /* CTI - CPU-0 */ + cti@f6598000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0 0xf6598000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + + cpu = <&cpu0>; + arm,cs-dev-assoc = <&etm0>; + }; + + /* CTI - CPU-1 */ + cti@f6599000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0 0xf6599000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + + cpu = <&cpu1>; + arm,cs-dev-assoc = <&etm1>; + }; + + /* CTI - CPU-2 */ + cti@f659a000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0 0xf659a000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + + cpu = <&cpu2>; + arm,cs-dev-assoc = <&etm2>; + }; + + /* CTI - CPU-3 */ + cti@f659b000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0 0xf659b000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + + cpu = <&cpu3>; + arm,cs-dev-assoc = <&etm3>; + }; + + /* CTI - CPU-4 */ + cti@f65d8000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0 0xf65d8000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + + cpu = <&cpu4>; + arm,cs-dev-assoc = <&etm4>; + }; + + /* CTI - CPU-5 */ + cti@f65d9000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0 0xf65d9000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + + cpu = <&cpu5>; + arm,cs-dev-assoc = <&etm5>; + }; + + /* CTI - CPU-6 */ + cti@f65da000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0 0xf65da000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + + cpu = <&cpu6>; + arm,cs-dev-assoc = <&etm6>; + }; + + /* CTI - CPU-7 */ + cti@f65db000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0 0xf65db000 0 0x1000>; + + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>; + clock-names = "apb_pclk"; + + cpu = <&cpu7>; + arm,cs-dev-assoc = <&etm7>; + }; }; };