From patchwork Mon Dec 16 08:42:35 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Shinde X-Patchwork-Id: 22506 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pb0-f69.google.com (mail-pb0-f69.google.com [209.85.160.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id D0F5B23FC7 for ; Mon, 16 Dec 2013 08:41:16 +0000 (UTC) Received: by mail-pb0-f69.google.com with SMTP id md12sf15166573pbc.4 for ; Mon, 16 Dec 2013 00:41:16 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:dlp-filter:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=xOSfCVz1jahy8MdgSjKVufXiJxRln1eLFEtTfrHEJzc=; b=RbrBLIioXQdAvCwQPE9hF2eSxJd1FWznTlfKxSj5hA3JhiucoJS2hw4sNnYI0l+AHG A2RgmlL2/yOSjURNl9Vp/pKhQQUHseFt5Gt+viftT1GHZm7RimMNJPouGF7RN6vcBEBm 292XLIiCJXKdRCsImZ5Dr7Pbn0L8Uv5MQ98JBUsR+nzLqeGy/XN1+rcmCdieudWcJA+Q z3GKgu847w7AsilkI2lD3xeylrdRgTj7kinG8YDHGMqo/jD541fTXuip0tW9qlY85ORV AD7yCnLEBbhBc0fl9rs97y+8bhZbMEuT0CI03zK59DK5xzCq9WLWRabudGrtbvvZ5Dim XHAw== X-Gm-Message-State: ALoCoQmmi4QHPvmiXhncIA+NBayfPKJyfvTDBy0HXrfYXKKc+QmuWi+RYAKW3JqWfArl7PSFLIf2 X-Received: by 10.68.91.226 with SMTP id ch2mr9441828pbb.1.1387183276006; Mon, 16 Dec 2013 00:41:16 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.0.174 with SMTP id 14ls2033475qef.5.gmail; Mon, 16 Dec 2013 00:41:15 -0800 (PST) X-Received: by 10.220.144.80 with SMTP id y16mr7890699vcu.4.1387183275848; Mon, 16 Dec 2013 00:41:15 -0800 (PST) Received: from mail-vc0-f174.google.com (mail-vc0-f174.google.com [209.85.220.174]) by mx.google.com with ESMTPS id sx7si3807554vdc.81.2013.12.16.00.41.15 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 16 Dec 2013 00:41:15 -0800 (PST) Received-SPF: neutral (google.com: 209.85.220.174 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.174; Received: by mail-vc0-f174.google.com with SMTP id id10so2902136vcb.5 for ; Mon, 16 Dec 2013 00:41:15 -0800 (PST) X-Received: by 10.220.186.68 with SMTP id cr4mr164694vcb.55.1387183275775; Mon, 16 Dec 2013 00:41:15 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.220.174.196 with SMTP id u4csp81863vcz; Mon, 16 Dec 2013 00:41:15 -0800 (PST) X-Received: by 10.66.138.40 with SMTP id qn8mr5424555pab.154.1387183272833; Mon, 16 Dec 2013 00:41:12 -0800 (PST) Received: from mailout3.samsung.com (mailout3.samsung.com. [203.254.224.33]) by mx.google.com with ESMTPS id cz3si8262924pbc.33.2013.12.16.00.41.12 for (version=TLSv1 cipher=RC4-MD5 bits=128/128); Mon, 16 Dec 2013 00:41:12 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.33 as permitted sender) client-ip=203.254.224.33; Received: from epcpsbgr5.samsung.com (u145.gpu120.samsung.co.kr [203.254.230.145]) by mailout3.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MXW001II5GNUQA0@mailout3.samsung.com>; Mon, 16 Dec 2013 17:41:11 +0900 (KST) Received: from epcpsbgm1.samsung.com ( [172.20.52.126]) by epcpsbgr5.samsung.com (EPCPMTA) with SMTP id AA.3E.06316.6ACBEA25; Mon, 16 Dec 2013 17:41:11 +0900 (KST) X-AuditID: cbfee691-b7fe66d0000018ac-ff-52aebca6b87b Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id 22.7F.22838.6ACBEA25; Mon, 16 Dec 2013 17:41:10 +0900 (KST) Received: from localhost.localdomain.com ([107.108.73.95]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MXW00AYZ5G8P680@mmp2.samsung.com>; Mon, 16 Dec 2013 17:41:10 +0900 (KST) From: Rajeshwari S Shinde To: u-boot@lists.denx.de Cc: patches@linaro.org, sjg@chromium.org, mk7.kang@samsung.com, chander.kashyap@linaro.org, u-boot-review@google.com, alim.akhtar@samsung.com Subject: [PATCH 02/11 V11] Exynos5420: Add base addresses for 5420 Date: Mon, 16 Dec 2013 14:12:35 +0530 Message-id: <1387183364-20546-3-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.11.7 In-reply-to: <1387183364-20546-1-git-send-email-rajeshwari.s@samsung.com> References: <1387183364-20546-1-git-send-email-rajeshwari.s@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrGLMWRmVeSWpSXmKPExsWyRsSkTnf5nnVBBrebmSwezNvGZvFw/U0W i44jLYwWUw5/YbH4tmUbo8Xy1xvZLd7u7WR3YPeY3XCRxWPBplKPO9f2sHmcvbOD0aNvyyrG ANYoLpuU1JzMstQifbsErowPLwsLLshXvDn/nrmB8Y1UFyMnh4SAicSTj5NZIGwxiQv31rN1 MXJxCAksZZT4teUzK0xR+85tLBCJ6YwSTy+8hXK6mCSWre1g7mLk4GADqtp4IgGkQURAQuJX /1VGkBpmgX5GiY+7/4NNEhZwkpj64SIjiM0ioCrRt+EiG4jNK+AhsWnHXnaIbYoSM5Y8A6vh FPCUuPxkGROILQRU86LzDthQCYFF7BLHZ11ghhgkIPFt8iEWkCMkBGQlNh1ghpgjKXFwxQ2W CYzCCxgZVjGKphYkFxQnpReZ6hUn5haX5qXrJefnbmIEhvnpf88m7mC8f8D6EGMy0LiJzFKi yfnAOMkriTc0NjOyMDUxNTYytzQjTVhJnDf9UVKQkEB6YklqdmpqQWpRfFFpTmrxIUYmDk6p BsYYVfkGlTWpb+bMXS0mIJFyo3hLR5T9bu3FAa7PDj0241r/VuB4RZXa4s3P+87OXC/RsnaO lHqzwfOTGSff2c1vYlt7N6Ps6szX/hwHa35qrGvja/yR7vbW0X3uwtnlgo/v7uvQZshceX99 69Tfu8XCEh8dfZBx/eKiZV1rAlT2R/csUG57e7JFiaU4I9FQi7moOBEAhhVtTokCAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrMIsWRmVeSWpSXmKPExsVy+t9jQd1le9YFGfzqMrN4MG8bm8XD9TdZ LDqOtDBaTDn8hcXi25ZtjBbLX29kt3i7t5Pdgd1jdsNFFo8Fm0o97lzbw+Zx9s4ORo++LasY A1ijGhhtMlITU1KLFFLzkvNTMvPSbZW8g+Od403NDAx1DS0tzJUU8hJzU22VXHwCdN0yc4Du UFIoS8wpBQoFJBYXK+nbYZoQGuKmawHTGKHrGxIE12NkgAYS1jBmfHhZWHBBvuLN+ffMDYxv pLoYOTkkBEwk2nduY4GwxSQu3FvP1sXIxSEkMJ1R4umFtywQTheTxLK1HcxdjBwcbEAdG08k gDSICEhI/Oq/yghSwyzQzyjxcfd/VpCEsICTxNQPFxlBbBYBVYm+DRfZQGxeAQ+JTTv2skNs U5SYseQZWA2ngKfE5SfLmEBsIaCaF513GCcw8i5gZFjFKJpakFxQnJSea6hXnJhbXJqXrpec n7uJERxFz6R2MK5ssDjEKMDBqMTDq2C5LkiINbGsuDL3EKMEB7OSCG/M1bVBQrwpiZVVqUX5 8UWlOanFhxiTga6ayCwlmpwPjPC8knhDYxNzU2NTSxMLEzNL0oSVxHkPtFoHCgmkJ5akZqem FqQWwWxh4uCUamAsL1QxsWbJXbhV2ZD79MVna96s2OD+LEzE8ah+KJuJ+N+kDYtO6F1+lfzU tHx/gPlrpr31x1ar7fjlX9bKc/jL2/15b18b7v/aYMRuNc2ezzy+aPPZkE8XT54JKnOUXZJ8 YX7Rx6+3cmPErnLkCe5evcP3hUq86QvjpjkJrafrvRiORmRfffpeiaU4I9FQi7moOBEArEyj DuYCAAA= DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: rajeshwari.s@samsung.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.174 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Adds base addresses of various IPs and controllers required for Exynos5420. Signed-off-by: Rajeshwari S Shinde Signed-off-by: Akshay Saraswat Acked-by: Simon Glass --- Changes in V2: - None Changes in V3: - None Changes in V4: - Added base address for TZPC. Changes in V5: - None Chnages in V6: - Rebased on latest samsung mainline branch. Changes in V7: - Corrected the comments Changes in V8: - None Changes in V9: - None Changes in V10: - None Changes in V11: - None arch/arm/include/asm/arch-exynos/cpu.h | 49 +++++++++++++++++++++++++++++++++- 1 file changed, 48 insertions(+), 1 deletion(-) diff --git a/arch/arm/include/asm/arch-exynos/cpu.h b/arch/arm/include/asm/arch-exynos/cpu.h index b4ef03e..2b44210 100644 --- a/arch/arm/include/asm/arch-exynos/cpu.h +++ b/arch/arm/include/asm/arch-exynos/cpu.h @@ -92,7 +92,7 @@ #define EXYNOS4X12_USB_HOST_XHCI_BASE DEVICE_NOT_AVAILABLE #define EXYNOS4X12_USB3PHY_BASE DEVICE_NOT_AVAILABLE -/* EXYNOS5 Common*/ +/* EXYNOS5 */ #define EXYNOS5_I2C_SPACING 0x10000 #define EXYNOS5_AUDIOSS_BASE 0x03810000 @@ -130,6 +130,46 @@ #define EXYNOS5_ADC_BASE DEVICE_NOT_AVAILABLE #define EXYNOS5_MODEM_BASE DEVICE_NOT_AVAILABLE +/* EXYNOS5420 */ +#define EXYNOS5420_AUDIOSS_BASE 0x03810000 +#define EXYNOS5420_GPIO_PART5_BASE 0x03860000 +#define EXYNOS5420_PRO_ID 0x10000000 +#define EXYNOS5420_CLOCK_BASE 0x10010000 +#define EXYNOS5420_POWER_BASE 0x10040000 +#define EXYNOS5420_SWRESET 0x10040400 +#define EXYNOS5420_SYSREG_BASE 0x10050000 +#define EXYNOS5420_TZPC_BASE 0x100E0000 +#define EXYNOS5420_WATCHDOG_BASE 0x101D0000 +#define EXYNOS5420_ACE_SFR_BASE 0x10830000 +#define EXYNOS5420_DMC_PHY_BASE 0x10C00000 +#define EXYNOS5420_DMC_CTRL_BASE 0x10C20000 +#define EXYNOS5420_DMC_TZASC0_BASE 0x10D40000 +#define EXYNOS5420_DMC_TZASC1_BASE 0x10D50000 +#define EXYNOS5420_USB_HOST_EHCI_BASE 0x12110000 +#define EXYNOS5420_MMC_BASE 0x12200000 +#define EXYNOS5420_SROMC_BASE 0x12250000 +#define EXYNOS5420_UART_BASE 0x12C00000 +#define EXYNOS5420_I2C_BASE 0x12C60000 +#define EXYNOS5420_I2C_8910_BASE 0x12E00000 +#define EXYNOS5420_SPI_BASE 0x12D20000 +#define EXYNOS5420_I2S_BASE 0x12D60000 +#define EXYNOS5420_PWMTIMER_BASE 0x12DD0000 +#define EXYNOS5420_SPI_ISP_BASE 0x131A0000 +#define EXYNOS5420_GPIO_PART2_BASE 0x13400000 +#define EXYNOS5420_GPIO_PART3_BASE 0x13410000 +#define EXYNOS5420_GPIO_PART4_BASE 0x14000000 +#define EXYNOS5420_GPIO_PART1_BASE 0x14010000 +#define EXYNOS5420_MIPI_DSIM_BASE 0x14500000 +#define EXYNOS5420_DP_BASE 0x145B0000 + +#define EXYNOS5420_USBPHY_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_USBOTG_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_FIMD_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_ADC_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_MODEM_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_USB3PHY_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_USB_HOST_XHCI_BASE DEVICE_NOT_AVAILABLE + #ifndef __ASSEMBLY__ #include /* CPU detection macros */ @@ -163,6 +203,10 @@ static inline void s5p_set_cpu_id(void) /* Exynos5250 */ s5p_cpu_id = 0x5250; break; + case 0x420: + /* Exynos5420 */ + s5p_cpu_id = 0x5420; + break; } } @@ -190,6 +234,7 @@ static inline int __attribute__((no_instrument_function)) \ IS_EXYNOS_TYPE(exynos4210, 0x4210) IS_EXYNOS_TYPE(exynos4412, 0x4412) IS_EXYNOS_TYPE(exynos5250, 0x5250) +IS_EXYNOS_TYPE(exynos5420, 0x5420) #define SAMSUNG_BASE(device, base) \ static inline unsigned int __attribute__((no_instrument_function)) \ @@ -200,6 +245,8 @@ static inline unsigned int __attribute__((no_instrument_function)) \ return EXYNOS4X12_##base; \ return EXYNOS4_##base; \ } else if (cpu_is_exynos5()) { \ + if (proid_is_exynos5420()) \ + return EXYNOS5420_##base; \ return EXYNOS5_##base; \ } \ return 0; \