From patchwork Sat Jan 25 16:43:08 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 23697 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ig0-f197.google.com (mail-ig0-f197.google.com [209.85.213.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id CB3FB20300 for ; Sat, 25 Jan 2014 16:46:48 +0000 (UTC) Received: by mail-ig0-f197.google.com with SMTP id j1sf8007471iga.0 for ; Sat, 25 Jan 2014 08:46:48 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type :content-transfer-encoding; bh=+SBxeBU8J3QmnFC09/cS/qTvxbSgO1veWal9BCRrZ20=; b=Nt/cMuNXoSBY42GZCtbMjyJy09xUjxa8Q3mfa6Kym/00IMd6TByb251ADDIDCCtMt+ Tx0COPO8WZKgqlyKZudLFMGROiA8eDosjgiK2zR13H3dkw9kAEpaYnqI1r+utU3QsvVq qFwQDR9ls88ZA0Kl+sp2RyOBghexVIGCzPuJ1mWugOAL8Iw0+N+kz92zFCxEcr9KPYAE L+1d+qCxyT+53khPPPYvVc3tZXMyy6Uz/hMLfSRfzKEGgsjacJwOPJHfMpWqynb88puS FdjsHG30fLAlJjaNVxMY7Zgmtmgy9WxqZ6HtLQRUY9GouB5f30OPGRvkayv1DBunJt+L vrxg== X-Gm-Message-State: ALoCoQmxa8xrXzXBK9qK/FHTIMsnfwlBvb2T13EJglxPQbPhHLxnJb42iG88ZkRBJqiJblsK20ep X-Received: by 10.50.112.10 with SMTP id im10mr6004334igb.1.1390668408102; Sat, 25 Jan 2014 08:46:48 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.39.37 with SMTP id u34ls1008137qgu.37.gmail; Sat, 25 Jan 2014 08:46:48 -0800 (PST) X-Received: by 10.58.219.1 with SMTP id pk1mr40168vec.49.1390668408003; Sat, 25 Jan 2014 08:46:48 -0800 (PST) Received: from mail-vc0-f170.google.com (mail-vc0-f170.google.com [209.85.220.170]) by mx.google.com with ESMTPS id t4si2719879vcz.133.2014.01.25.08.46.47 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sat, 25 Jan 2014 08:46:47 -0800 (PST) Received-SPF: neutral (google.com: 209.85.220.170 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.170; Received: by mail-vc0-f170.google.com with SMTP id hu8so2530715vcb.15 for ; Sat, 25 Jan 2014 08:46:47 -0800 (PST) X-Received: by 10.59.8.100 with SMTP id dj4mr36551ved.55.1390668407919; Sat, 25 Jan 2014 08:46:47 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.174.196 with SMTP id u4csp22085vcz; Sat, 25 Jan 2014 08:46:47 -0800 (PST) X-Received: by 10.69.20.11 with SMTP id gy11mr20880920pbd.64.1390668406937; Sat, 25 Jan 2014 08:46:46 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id zk9si5267935pac.144.2014.01.25.08.46.46; Sat, 25 Jan 2014 08:46:46 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752156AbaAYQqq (ORCPT + 9 others); Sat, 25 Jan 2014 11:46:46 -0500 Received: from am1ehsobe005.messaging.microsoft.com ([213.199.154.208]:23709 "EHLO am1outboundpool.messaging.microsoft.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752112AbaAYQqp convert rfc822-to-8bit (ORCPT ); Sat, 25 Jan 2014 11:46:45 -0500 Received: from mail7-am1-R.bigfish.com (10.3.201.226) by AM1EHSOBE025.bigfish.com (10.3.207.147) with Microsoft SMTP Server id 14.1.225.22; Sat, 25 Jan 2014 16:46:44 +0000 Received: from mail7-am1 (localhost [127.0.0.1]) by mail7-am1-R.bigfish.com (Postfix) with ESMTP id 3EBB51C014D; Sat, 25 Jan 2014 16:46:44 +0000 (UTC) X-Forefront-Antispam-Report: CIP:70.37.183.190; KIP:(null); UIP:(null); IPV:NLI; H:mail.freescale.net; RD:none; EFVD:NLI X-SpamScore: 3 X-BigFish: VS3(z3e12hzc89bhc8kzz1f42h2148h208ch1ee6h1de0h1fdah2073h2146h1202h1e76h2189h1d1ah1d2ah21bch1fc6hzz1de098h8275bh8275dh1de097hz2dh87h2a8h839h93fhd24he5bhf0ah1288h12a5h12a9h12bdh137ah139eh13b6h1441h1504h1537h162dh1631h1758h1898h18e1h1946h19b5h1ad9h1b0ah1b2fh2222h224fh1fb3h1d0ch1d2eh1d3fh1dfeh1dffh1e23h1fe8h1ff5h2218h2216h226dh22d0h24afh2327h2336h2438h2461h2487h24d7h1151h1155h) X-FB-DOMAIN-IP-MATCH: fail Received: from mail7-am1 (localhost.localdomain [127.0.0.1]) by mail7-am1 (MessageSwitch) id 1390668402700465_23157; Sat, 25 Jan 2014 16:46:42 +0000 (UTC) Received: from AM1EHSMHS002.bigfish.com (unknown [10.3.201.230]) by mail7-am1.bigfish.com (Postfix) with ESMTP id A5F24380051; Sat, 25 Jan 2014 16:46:42 +0000 (UTC) Received: from mail.freescale.net (70.37.183.190) by AM1EHSMHS002.bigfish.com (10.3.207.102) with Microsoft SMTP Server (TLS) id 14.16.227.3; Sat, 25 Jan 2014 16:46:38 +0000 Received: from tx30smr01.am.freescale.net (10.81.153.31) by 039-SN1MMR1-002.039d.mgd.msft.net (10.84.1.15) with Microsoft SMTP Server (TLS) id 14.3.158.2; Sat, 25 Jan 2014 16:46:36 +0000 Received: from S2101-09.ap.freescale.net ([10.192.185.238]) by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id s0PGk7uP013196; Sat, 25 Jan 2014 09:46:33 -0700 From: Shawn Guo To: Rob Herring , CC: , Russell King - ARM Linux , , , Shawn Guo Subject: =?UTF-8?q?=5BPATCH=206/9=5D=20ARM=3A=20dts=3A=20imx35=3A=20remove=20the=20use=20of=20pingrp=20macros?= Date: Sun, 26 Jan 2014 00:43:08 +0800 Message-ID: <1390668191-20289-7-git-send-email-shawn.guo@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1390668191-20289-1-git-send-email-shawn.guo@linaro.org> References: <1390668191-20289-1-git-send-email-shawn.guo@linaro.org> MIME-Version: 1.0 X-OriginatorOrg: sigmatel.com X-FOPE-CONNECTOR: Id%0$Dn%*$RO%0$TLS%0$FQDN%$TlsDn% Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: shawn.guo@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.170 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , We created the pingrp macros in imx35-pingrp.h for purpose of less LOC when same pin group is used by multiple boards. However, DT maintainers take it as an abuse of DTC macro support. So let's get rid of it to make the pins used by given device more intuitive. Signed-off-by: Shawn Guo --- arch/arm/boot/dts/imx35-pingrp.h | 104 -------------------------------------- arch/arm/boot/dts/imx35.dtsi | 1 - 2 files changed, 105 deletions(-) delete mode 100644 arch/arm/boot/dts/imx35-pingrp.h diff --git a/arch/arm/boot/dts/imx35-pingrp.h b/arch/arm/boot/dts/imx35-pingrp.h deleted file mode 100644 index 2406e7e..0000000 --- a/arch/arm/boot/dts/imx35-pingrp.h +++ /dev/null @@ -1,104 +0,0 @@ -/* - * Copyright 2013 Eukréa Electromatique - * - * This program is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License version 2 as - * published by the Free Software Foundation. - * - */ - -#ifndef __DTS_IMX35_PINGRP_H -#define __DTS_IMX35_PINGRP_H - -#define MX35_AUDMUX_PINGRP1 \ - MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS 0x80000000 \ - MX35_PAD_STXD4__AUDMUX_AUD4_TXD 0x80000000 \ - MX35_PAD_SRXD4__AUDMUX_AUD4_RXD 0x80000000 \ - MX35_PAD_SCK4__AUDMUX_AUD4_TXC 0x80000000 - -#define MX35_CAN1_PINGRP1 \ - MX35_PAD_I2C2_CLK__CAN1_TXCAN 0x1c0 \ - MX35_PAD_I2C2_DAT__CAN1_RXCAN 0x1c0 - -#define MX35_CAN2_PINGRP1 \ - MX35_PAD_TX5_RX0__CAN2_TXCAN 0x1c0 \ - MX35_PAD_TX4_RX1__CAN2_RXCAN 0x1c0 - -#define MX35_ESDHC1_PINGRP1 \ - MX35_PAD_SD1_CMD__ESDHC1_CMD 0x80000000 \ - MX35_PAD_SD1_CLK__ESDHC1_CLK 0x80000000 \ - MX35_PAD_SD1_DATA0__ESDHC1_DAT0 0x80000000 \ - MX35_PAD_SD1_DATA1__ESDHC1_DAT1 0x80000000 \ - MX35_PAD_SD1_DATA2__ESDHC1_DAT2 0x80000000 \ - MX35_PAD_SD1_DATA3__ESDHC1_DAT3 0x80000000 - -#define MX35_FEC_PINGRP1 \ - MX35_PAD_FEC_TX_CLK__FEC_TX_CLK 0x80000000 \ - MX35_PAD_FEC_RX_CLK__FEC_RX_CLK 0x80000000 \ - MX35_PAD_FEC_RX_DV__FEC_RX_DV 0x80000000 \ - MX35_PAD_FEC_COL__FEC_COL 0x80000000 \ - MX35_PAD_FEC_RDATA0__FEC_RDATA_0 0x80000000 \ - MX35_PAD_FEC_TDATA0__FEC_TDATA_0 0x80000000 \ - MX35_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000 \ - MX35_PAD_FEC_MDC__FEC_MDC 0x80000000 \ - MX35_PAD_FEC_MDIO__FEC_MDIO 0x80000000 \ - MX35_PAD_FEC_TX_ERR__FEC_TX_ERR 0x80000000 \ - MX35_PAD_FEC_RX_ERR__FEC_RX_ERR 0x80000000 \ - MX35_PAD_FEC_CRS__FEC_CRS 0x80000000 \ - MX35_PAD_FEC_RDATA1__FEC_RDATA_1 0x80000000 \ - MX35_PAD_FEC_TDATA1__FEC_TDATA_1 0x80000000 \ - MX35_PAD_FEC_RDATA2__FEC_RDATA_2 0x80000000 \ - MX35_PAD_FEC_TDATA2__FEC_TDATA_2 0x80000000 \ - MX35_PAD_FEC_RDATA3__FEC_RDATA_3 0x80000000 \ - MX35_PAD_FEC_TDATA3__FEC_TDATA_3 0x80000000 - -#define MX35_I2C1_PINGRP1 \ - MX35_PAD_I2C1_CLK__I2C1_SCL 0x80000000 \ - MX35_PAD_I2C1_DAT__I2C1_SDA 0x80000000 - -#define MX35_I2C3_PINGRP1 \ - MX35_PAD_ATA_DATA12__I2C3_SCL 0x80000000 \ - MX35_PAD_ATA_DATA13__I2C3_SDA 0x80000000 - -#define MX35_IPU_PINGRP1 \ - MX35_PAD_LD0__IPU_DISPB_DAT_0 0x80000000 \ - MX35_PAD_LD1__IPU_DISPB_DAT_1 0x80000000 \ - MX35_PAD_LD2__IPU_DISPB_DAT_2 0x80000000 \ - MX35_PAD_LD3__IPU_DISPB_DAT_3 0x80000000 \ - MX35_PAD_LD4__IPU_DISPB_DAT_4 0x80000000 \ - MX35_PAD_LD5__IPU_DISPB_DAT_5 0x80000000 \ - MX35_PAD_LD6__IPU_DISPB_DAT_6 0x80000000 \ - MX35_PAD_LD7__IPU_DISPB_DAT_7 0x80000000 \ - MX35_PAD_LD8__IPU_DISPB_DAT_8 0x80000000 \ - MX35_PAD_LD9__IPU_DISPB_DAT_9 0x80000000 \ - MX35_PAD_LD10__IPU_DISPB_DAT_10 0x80000000 \ - MX35_PAD_LD11__IPU_DISPB_DAT_11 0x80000000 \ - MX35_PAD_LD12__IPU_DISPB_DAT_12 0x80000000 \ - MX35_PAD_LD13__IPU_DISPB_DAT_13 0x80000000 \ - MX35_PAD_LD14__IPU_DISPB_DAT_14 0x80000000 \ - MX35_PAD_LD15__IPU_DISPB_DAT_15 0x80000000 \ - MX35_PAD_LD16__IPU_DISPB_DAT_16 0x80000000 \ - MX35_PAD_LD17__IPU_DISPB_DAT_17 0x80000000 \ - MX35_PAD_D3_HSYNC__IPU_DISPB_D3_HSYNC 0x80000000 \ - MX35_PAD_D3_FPSHIFT__IPU_DISPB_D3_CLK 0x80000000 \ - MX35_PAD_D3_DRDY__IPU_DISPB_D3_DRDY 0x80000000 \ - MX35_PAD_D3_VSYNC__IPU_DISPB_D3_VSYNC 0x80000000 \ - MX35_PAD_CONTRAST__IPU_DISPB_CONTR 0x80000000 - -#define MX35_UART1_PINGRP1 \ - MX35_PAD_TXD1__UART1_TXD_MUX 0x1c5 \ - MX35_PAD_RXD1__UART1_RXD_MUX 0x1c5 - -#define MX35_UART1_RTSCTS_PINGRP1 \ - MX35_PAD_CTS1__UART1_CTS 0x1c5 \ - MX35_PAD_RTS1__UART1_RTS 0x1c5 - -#define MX35_UART2_PINGRP1 \ - MX35_PAD_RXD2__UART2_RXD_MUX 0x1c5 \ - MX35_PAD_TXD2__UART2_TXD_MUX 0x1c5 - -#define MX35_UART2_RTSCTS_PINGRP1 \ - MX35_PAD_RTS2__UART2_RTS 0x1c5 \ - MX35_PAD_CTS2__UART2_CTS 0x1c5 - -#endif /* __DTS_IMX35_PINGRP_H */ diff --git a/arch/arm/boot/dts/imx35.dtsi b/arch/arm/boot/dts/imx35.dtsi index a198b92..88b218f 100644 --- a/arch/arm/boot/dts/imx35.dtsi +++ b/arch/arm/boot/dts/imx35.dtsi @@ -10,7 +10,6 @@ #include "skeleton.dtsi" #include "imx35-pinfunc.h" -#include "imx35-pingrp.h" / { aliases {