From patchwork Tue May 20 17:43:46 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alex Elder X-Patchwork-Id: 30494 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-oa0-f71.google.com (mail-oa0-f71.google.com [209.85.219.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 4EB9D202FE for ; Tue, 20 May 2014 17:45:37 +0000 (UTC) Received: by mail-oa0-f71.google.com with SMTP id m1sf3392548oag.2 for ; Tue, 20 May 2014 10:45:36 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=oRwON7LPd95fD0OuSVPzYsYEWxJQwAZAlA317Bqr8fY=; b=TAjBaIM5lUfyXRSHTk8MpK4GknUXu+GRbrt+XOXLAOJ6AoLtLPeuCzjmkisrtohsPP Q6mLzmibzYuvIkjtn2G5NYmoJtywIkIJ3xtBAu9u+bmSZIEVT8a5T+qF3CRvEqeb4x7D 5V55s5IHvyYoSInlWTyIlR4AQJutV6fYTsuv+xg4rlCMty0yrPorqWieFgUSRYwJ8t6p k8QTea94t7hMJz9du+nOkeBD9/dStumXATQGaUPSTM+ptW9Q9I2+2l5vxMFtHzrW8pSM 6QU3uMphFNt0DEoyRU2buH+MImbHe6CWxC9cindwszzBxbLDKta4pWPDerpqKKPL7k15 lp2g== X-Gm-Message-State: ALoCoQkg4Gxfm7q2qQQQLjjiCV0+X3cJDJ8vfR02CDjADhNxMLONRu2YjLWUSek3EUiUrd0IE7++ X-Received: by 10.42.236.68 with SMTP id kj4mr17492357icb.6.1400607936865; Tue, 20 May 2014 10:45:36 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.33.164 with SMTP id j33ls418669qgj.73.gmail; Tue, 20 May 2014 10:45:36 -0700 (PDT) X-Received: by 10.220.162.6 with SMTP id t6mr5190580vcx.12.1400607936724; Tue, 20 May 2014 10:45:36 -0700 (PDT) Received: from mail-ve0-f176.google.com (mail-ve0-f176.google.com [209.85.128.176]) by mx.google.com with ESMTPS id bz6si4563181vdb.36.2014.05.20.10.45.36 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 20 May 2014 10:45:36 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.176 as permitted sender) client-ip=209.85.128.176; Received: by mail-ve0-f176.google.com with SMTP id jz11so1045020veb.35 for ; Tue, 20 May 2014 10:45:36 -0700 (PDT) X-Received: by 10.220.176.68 with SMTP id bd4mr1882074vcb.70.1400607936649; Tue, 20 May 2014 10:45:36 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp49612vcb; Tue, 20 May 2014 10:45:36 -0700 (PDT) X-Received: by 10.68.197.134 with SMTP id iu6mr20585806pbc.164.1400607935838; Tue, 20 May 2014 10:45:35 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ys3si25611662pab.26.2014.05.20.10.45.35; Tue, 20 May 2014 10:45:35 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754796AbaETRp0 (ORCPT + 27 others); Tue, 20 May 2014 13:45:26 -0400 Received: from mail-ie0-f173.google.com ([209.85.223.173]:57219 "EHLO mail-ie0-f173.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754175AbaETRnv (ORCPT ); Tue, 20 May 2014 13:43:51 -0400 Received: by mail-ie0-f173.google.com with SMTP id lx4so818419iec.32 for ; Tue, 20 May 2014 10:43:51 -0700 (PDT) X-Received: by 10.50.79.195 with SMTP id l3mr7253240igx.36.1400607831306; Tue, 20 May 2014 10:43:51 -0700 (PDT) Received: from localhost.localdomain (c-71-195-31-37.hsd1.mn.comcast.net. [71.195.31.37]) by mx.google.com with ESMTPSA id fx1sm30493794igd.1.2014.05.20.10.43.49 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 20 May 2014 10:43:50 -0700 (PDT) From: Alex Elder To: mporter@linaro.org, bcm@fixthebug.org, linux@arm.linux.org.uk, devicetree@vger.kernel.org, arnd@arndb.de, sboyd@codeaurora.org Cc: bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, galak@codeaurora.org, ijc+devicetree@hellion.org.uk, jason@lakedaemon.net, lorenzo.pieralisi@arm.com, mark.rutland@arm.com, pawel.moll@arm.com, rdunlap@infradead.org, rjui@broadcom.com, robh+dt@kernel.org, rvaswani@codeaurora.org Subject: [PATCH v4 1/5] devicetree: bindings: document Broadcom CPU enable method Date: Tue, 20 May 2014 12:43:46 -0500 Message-Id: <1400607830-10989-2-git-send-email-elder@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1400607830-10989-1-git-send-email-elder@linaro.org> References: <1400607830-10989-1-git-send-email-elder@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: elder@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.176 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Broadcom mobile SoCs use a ROM-implemented holding pen for controlled boot of secondary cores. A special register is used to communicate to the ROM that a secondary core should start executing kernel code. This enable method is currently used for members of the bcm281xx and bcm21664 SoC families. The use of an enable method also allows the SMP operation vector to be assigned as a result of device tree content for these SoCs. Signed-off-by: Alex Elder --- Documentation/devicetree/bindings/arm/cpus.txt | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index 333f4ae..c6a2411 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -185,6 +185,7 @@ nodes to be present and contain the properties described below. "qcom,gcc-msm8660" "qcom,kpss-acc-v1" "qcom,kpss-acc-v2" + "brcm,bcm11351-cpu-method" - cpu-release-addr Usage: required for systems that have an "enable-method" @@ -209,6 +210,17 @@ nodes to be present and contain the properties described below. Value type: Definition: Specifies the ACC[2] node associated with this CPU. + - secondary-boot-reg + Usage: + Required for systems that have an "enable-method" + property value of "brcm,bcm11351-cpu-method". + Value type: + Definition: + Specifies the physical address of the register used to + request the ROM holding pen code release a secondary + CPU. The value written to the register is formed by + encoding the target CPU id into the low bits of the + physical start address it should jump to. Example 1 (dual-cluster big.LITTLE system 32-bit):