From patchwork Fri May 30 22:28:52 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alex Elder X-Patchwork-Id: 31231 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ie0-f198.google.com (mail-ie0-f198.google.com [209.85.223.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id C7DE220671 for ; Fri, 30 May 2014 22:29:15 +0000 (UTC) Received: by mail-ie0-f198.google.com with SMTP id tp5sf12084821ieb.1 for ; Fri, 30 May 2014 15:29:15 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=oRwON7LPd95fD0OuSVPzYsYEWxJQwAZAlA317Bqr8fY=; b=M3dF0z6QAJ9VUxgwP207uM7EduQpCOff1Q16MEW5NUpTJC1UZO1AfupJOTyoPG6W/X ajEIdvBVZUcdR4TkcMOnxbaAT+6+6TBC6jeDNpatfeVASUfI0JOoQR38po5/LG+McWpx gDyxOfYO0gU1VZ32Ajz8H2ZSOiCzKLLhKe7kUflJMxN/6P9twjzkxu0b8YLM4+66TI64 QirDgFejpVabo8ZlYt9A8SxDNysob0Np3qol/yOqeYlSZ+GmS0CA80Sc127iOincfDKs F9ZcSpJMfhFM7CG0Z6jR9AaWWnxQ5pnWbR26dNWMTohizYiBKgWu97uDqbxXlCn/crOV 9RAQ== X-Gm-Message-State: ALoCoQm73abpnKZ5zKOIwCgVoRuLPti7QWhMxKHSi83iOnDkZsYGGTAvp16UCeNJa9gIHtdrIECN X-Received: by 10.50.130.102 with SMTP id od6mr344273igb.0.1401488955282; Fri, 30 May 2014 15:29:15 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.89.203 with SMTP id v69ls1220568qgd.6.gmail; Fri, 30 May 2014 15:29:15 -0700 (PDT) X-Received: by 10.220.53.72 with SMTP id l8mr16936394vcg.16.1401488955127; Fri, 30 May 2014 15:29:15 -0700 (PDT) Received: from mail-ve0-f169.google.com (mail-ve0-f169.google.com [209.85.128.169]) by mx.google.com with ESMTPS id sb3si4258587vdc.24.2014.05.30.15.29.15 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 30 May 2014 15:29:15 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.169 as permitted sender) client-ip=209.85.128.169; Received: by mail-ve0-f169.google.com with SMTP id jx11so2891941veb.28 for ; Fri, 30 May 2014 15:29:15 -0700 (PDT) X-Received: by 10.52.173.165 with SMTP id bl5mr13904156vdc.13.1401488955054; Fri, 30 May 2014 15:29:15 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp145620vcb; Fri, 30 May 2014 15:29:14 -0700 (PDT) X-Received: by 10.66.66.199 with SMTP id h7mr22655747pat.30.1401488953383; Fri, 30 May 2014 15:29:13 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id nu1si7289136pbb.216.2014.05.30.15.29.12; Fri, 30 May 2014 15:29:12 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756269AbaE3W3F (ORCPT + 28 others); Fri, 30 May 2014 18:29:05 -0400 Received: from mail-ig0-f171.google.com ([209.85.213.171]:52296 "EHLO mail-ig0-f171.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934761AbaE3W3B (ORCPT ); Fri, 30 May 2014 18:29:01 -0400 Received: by mail-ig0-f171.google.com with SMTP id c1so1382664igq.4 for ; Fri, 30 May 2014 15:29:01 -0700 (PDT) X-Received: by 10.43.74.198 with SMTP id yx6mr18911907icb.40.1401488941010; Fri, 30 May 2014 15:29:01 -0700 (PDT) Received: from localhost.localdomain (c-71-195-31-37.hsd1.mn.comcast.net. [71.195.31.37]) by mx.google.com with ESMTPSA id qh3sm8567496igb.17.2014.05.30.15.28.59 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 30 May 2014 15:29:00 -0700 (PDT) From: Alex Elder To: mporter@linaro.org, bcm@fixthebug.org, linux@arm.linux.org.uk, devicetree@vger.kernel.org, arnd@arndb.de, sboyd@codeaurora.org Cc: bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, galak@codeaurora.org, ijc+devicetree@hellion.org.uk, jason@lakedaemon.net, lorenzo.pieralisi@arm.com, mark.rutland@arm.com, pawel.moll@arm.com, rdunlap@infradead.org, rjui@broadcom.com, robh+dt@kernel.org, rvaswani@codeaurora.org Subject: [PATCH v4 RESEND 1/5] devicetree: bindings: document Broadcom CPU enable method Date: Fri, 30 May 2014 17:28:52 -0500 Message-Id: <1401488936-21186-2-git-send-email-elder@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1401488936-21186-1-git-send-email-elder@linaro.org> References: <1401488936-21186-1-git-send-email-elder@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: elder@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.169 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Broadcom mobile SoCs use a ROM-implemented holding pen for controlled boot of secondary cores. A special register is used to communicate to the ROM that a secondary core should start executing kernel code. This enable method is currently used for members of the bcm281xx and bcm21664 SoC families. The use of an enable method also allows the SMP operation vector to be assigned as a result of device tree content for these SoCs. Signed-off-by: Alex Elder --- Documentation/devicetree/bindings/arm/cpus.txt | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index 333f4ae..c6a2411 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -185,6 +185,7 @@ nodes to be present and contain the properties described below. "qcom,gcc-msm8660" "qcom,kpss-acc-v1" "qcom,kpss-acc-v2" + "brcm,bcm11351-cpu-method" - cpu-release-addr Usage: required for systems that have an "enable-method" @@ -209,6 +210,17 @@ nodes to be present and contain the properties described below. Value type: Definition: Specifies the ACC[2] node associated with this CPU. + - secondary-boot-reg + Usage: + Required for systems that have an "enable-method" + property value of "brcm,bcm11351-cpu-method". + Value type: + Definition: + Specifies the physical address of the register used to + request the ROM holding pen code release a secondary + CPU. The value written to the register is formed by + encoding the target CPU id into the low bits of the + physical start address it should jump to. Example 1 (dual-cluster big.LITTLE system 32-bit):