From patchwork Tue Jul 15 17:01:05 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: sam-the-6 X-Patchwork-Id: 33686 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ie0-f197.google.com (mail-ie0-f197.google.com [209.85.223.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 5A5A2201F1 for ; Tue, 15 Jul 2014 17:21:28 +0000 (UTC) Received: by mail-ie0-f197.google.com with SMTP id rp18sf19141863iec.4 for ; Tue, 15 Jul 2014 10:21:27 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=DYJ2EsWOYhiUOk4ADY11ijWVl1hDL9R2MUcBJmB67vM=; b=SAqYRngC3tGN6+h3dY9eNZwMsIvTnPxOvaCIQEmTyVLNsYXx+qzyyQfIOYH7zlLpRC 5jsbLyGXy+PkpLogv99KEcKgDDUkUy72V1cPluVSj4XsmSVIS/42YR61RM5miK02Mbjc pn5dJP059p0DWpDFUEJ7rI+bKVKwVbTRTBCKoCIleojtOyttrQN3sIm0b9gbkbUmZS8Z hdOH1oVU9ONcPt3mdreMk2Xns0dbe/sasyV6oGPonBf8/OveigE//C4hIV4bZauH5bd5 5W1GQ3YDe++a5Wqra4vcaDLPCOJndujBZHGV4BHXQ9WTPPYlvaGmZG2fPKcqyxI3tnY8 C6mw== X-Gm-Message-State: ALoCoQnHwqpWq20ehSuDQQAUllxzhwIO95Dnrm+D8g8ieUo7yWaV+GNCiuxUFzzve7JARuK/80Iv X-Received: by 10.42.235.132 with SMTP id kg4mr12981513icb.22.1405444887770; Tue, 15 Jul 2014 10:21:27 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.23.102 with SMTP id 93ls171643qgo.10.gmail; Tue, 15 Jul 2014 10:21:27 -0700 (PDT) X-Received: by 10.52.138.7 with SMTP id qm7mr19916143vdb.7.1405444887673; Tue, 15 Jul 2014 10:21:27 -0700 (PDT) Received: from mail-vc0-x236.google.com (mail-vc0-x236.google.com [2607:f8b0:400c:c03::236]) by mx.google.com with ESMTPS id ii20si6895329vec.5.2014.07.15.10.21.27 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 15 Jul 2014 10:21:27 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2607:f8b0:400c:c03::236 as permitted sender) client-ip=2607:f8b0:400c:c03::236; Received: by mail-vc0-f182.google.com with SMTP id hy4so1065444vcb.13 for ; Tue, 15 Jul 2014 10:21:27 -0700 (PDT) X-Received: by 10.58.226.164 with SMTP id rt4mr1169931vec.80.1405444887602; Tue, 15 Jul 2014 10:21:27 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp231828vcb; Tue, 15 Jul 2014 10:21:27 -0700 (PDT) X-Received: by 10.66.236.6 with SMTP id uq6mr23912994pac.24.1405444886445; Tue, 15 Jul 2014 10:21:26 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id kr7si12279886pab.13.2014.07.15.10.21.25; Tue, 15 Jul 2014 10:21:25 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757825AbaGOROS (ORCPT + 28 others); Tue, 15 Jul 2014 13:14:18 -0400 Received: from mail-wi0-f180.google.com ([209.85.212.180]:46841 "EHLO mail-wi0-f180.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755747AbaGORCO (ORCPT ); Tue, 15 Jul 2014 13:02:14 -0400 Received: by mail-wi0-f180.google.com with SMTP id n3so4690288wiv.13 for ; Tue, 15 Jul 2014 10:02:13 -0700 (PDT) X-Received: by 10.180.183.131 with SMTP id em3mr7067220wic.56.1405443733643; Tue, 15 Jul 2014 10:02:13 -0700 (PDT) Received: from Debian ([94.54.73.8]) by mx.google.com with ESMTPSA id ch5sm33808093wjb.18.2014.07.15.10.02.11 for (version=TLSv1.2 cipher=RC4-SHA bits=128/128); Tue, 15 Jul 2014 10:02:12 -0700 (PDT) Received: from sam by Debian with local (Exim 4.80) (envelope-from ) id 1X767E-000434-KS; Tue, 15 Jul 2014 20:02:08 +0300 From: Sam Asadi To: gregkh@linuxfoundation.org Cc: devel@driverdev.osuosl.org, linux-kernel@vger.kernel.org, Sachin Kamat , Tushar Behera , Kukjin Kim , sam-the-6 Subject: [PATCH 50/94] ARM: EXYNOS: Update secondary boot addr for secure mode Date: Tue, 15 Jul 2014 20:01:05 +0300 Message-Id: <1405443709-15288-50-git-send-email-asadi.samuel@gmail.com> X-Mailer: git-send-email 1.7.10.4 In-Reply-To: <1405443709-15288-1-git-send-email-asadi.samuel@gmail.com> References: <1405443709-15288-1-git-send-email-asadi.samuel@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Original-Sender: asadi.samuel@gmail.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2607:f8b0:400c:c03::236 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org; dkim=neutral (body hash did not verify) header.i=@; dmarc=fail (p=NONE dis=NONE) header.from=gmail.com Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Sachin Kamat Almost all Exynos-series of SoCs that run in secure mode don't need additional offset for every CPU, with Exynos4412 being the only exception. Tested on Origen-Quad (Exynos4412) and Arndale-Octa (Exynos5420). While at it, fix the coding style (space around *). Signed-off-by: Sachin Kamat Signed-off-by: Tushar Behera Tested-by: Andreas Faerber Signed-off-by: Kukjin Kim Signed-off-by: sam-the-6 --- arch/arm/mach-exynos/firmware.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm/mach-exynos/firmware.c b/arch/arm/mach-exynos/firmware.c index eb91d23..e8797bb 100644 --- a/arch/arm/mach-exynos/firmware.c +++ b/arch/arm/mach-exynos/firmware.c @@ -57,8 +57,13 @@ static int exynos_set_cpu_boot_addr(int cpu, unsigned long boot_addr) boot_reg = sysram_ns_base_addr + 0x1c; - if (!soc_is_exynos4212() && !soc_is_exynos3250()) - boot_reg += 4*cpu; + /* + * Almost all Exynos-series of SoCs that run in secure mode don't need + * additional offset for every CPU, with Exynos4412 being the only + * exception. + */ + if (soc_is_exynos4412()) + boot_reg += 4 * cpu; __raw_writel(boot_addr, boot_reg); return 0;