From patchwork Tue Aug 12 19:43:58 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 35317 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qc0-f198.google.com (mail-qc0-f198.google.com [209.85.216.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 7DB7320540 for ; Tue, 12 Aug 2014 19:44:30 +0000 (UTC) Received: by mail-qc0-f198.google.com with SMTP id r5sf11914350qcx.9 for ; Tue, 12 Aug 2014 12:44:30 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=9JwG63Zp8IdUPgEMCh5upVdT4vf7lJB2C9Z+kdPyJmA=; b=UN2lfQ7WkHtzu+OoxP4Nd+2HfRLoC0wsISYrBXbhoaHYN4kK23z67HOJohWi1x7lU1 IZx81/Bb6oPeWOak48hG9gxW2sIoed5QVFCyEFP5EQqoB+m3JBFZhJFBNGrdqpqNDQNi 79Qt01j96eWezrH1TkA71YqvrJZs1lqy2lUkf+HbtGrU06eXQ8gFnMCs+A3Rj/I702hN ludSsu7EjvEg2jW88bj8rpvHffK5VzzckCmFPOR13RdAcG8M/8RjB1F/3P8n8EplvLpr yirgmftUh5ZiroL22p6BkEqcaHWy2KFT5PkdRyv9tyH+ZB6jq54+vAvA+55XtkCgZ4Gq bmZw== X-Gm-Message-State: ALoCoQnCJwhHuHR+rCOcUoGot0o6Ug1ktS8TyMuyvFZ0nVqs/ANl71K+OKKrb/Cqv2RCiZWxMokI X-Received: by 10.52.190.163 with SMTP id gr3mr18234444vdc.3.1407872670276; Tue, 12 Aug 2014 12:44:30 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.90.47 with SMTP id w44ls284931qgd.56.gmail; Tue, 12 Aug 2014 12:44:30 -0700 (PDT) X-Received: by 10.220.144.147 with SMTP id z19mr5830808vcu.26.1407872670184; Tue, 12 Aug 2014 12:44:30 -0700 (PDT) Received: from mail-vc0-f176.google.com (mail-vc0-f176.google.com [209.85.220.176]) by mx.google.com with ESMTPS id kf20si8797260vdb.24.2014.08.12.12.44.30 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 12 Aug 2014 12:44:30 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.176 as permitted sender) client-ip=209.85.220.176; Received: by mail-vc0-f176.google.com with SMTP id id10so13624862vcb.7 for ; Tue, 12 Aug 2014 12:44:30 -0700 (PDT) X-Received: by 10.221.47.9 with SMTP id uq9mr3002651vcb.48.1407872670087; Tue, 12 Aug 2014 12:44:30 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp274426vcb; Tue, 12 Aug 2014 12:44:29 -0700 (PDT) X-Received: by 10.66.159.8 with SMTP id wy8mr5832678pab.17.1407872668247; Tue, 12 Aug 2014 12:44:28 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rt17si16761455pac.146.2014.08.12.12.44.27 for ; Tue, 12 Aug 2014 12:44:28 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755082AbaHLTo0 (ORCPT + 4 others); Tue, 12 Aug 2014 15:44:26 -0400 Received: from mail-pd0-f182.google.com ([209.85.192.182]:51336 "EHLO mail-pd0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755060AbaHLTo0 (ORCPT ); Tue, 12 Aug 2014 15:44:26 -0400 Received: by mail-pd0-f182.google.com with SMTP id fp1so13155077pdb.13 for ; Tue, 12 Aug 2014 12:44:26 -0700 (PDT) X-Received: by 10.70.128.164 with SMTP id np4mr2431788pdb.168.1407872665956; Tue, 12 Aug 2014 12:44:25 -0700 (PDT) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id n10sm23474696pdp.72.2014.08.12.12.44.24 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 12 Aug 2014 12:44:25 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, amit.kucheria@linaro.org, sboyd@codeaurora.org, davidb@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org Cc: msivasub@codeaurora.org, Lina Iyer Subject: [PATCH v2 08/10] qcom: cpuidle: Add cpuidle driver for QCOM cpus Date: Tue, 12 Aug 2014 13:43:58 -0600 Message-Id: <1407872640-6732-9-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1407872640-6732-1-git-send-email-lina.iyer@linaro.org> References: <1407872640-6732-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.176 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add cpuidle driver interface to allow cpus to go into C-States. Signed-off-by: Lina Iyer --- .../devicetree/bindings/arm/msm/qcom,cpuidle.txt | 73 +++++++++++ drivers/cpuidle/Makefile | 1 + drivers/cpuidle/cpuidle-qcom.c | 140 +++++++++++++++++++++ 3 files changed, 214 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/msm/qcom,cpuidle.txt create mode 100644 drivers/cpuidle/cpuidle-qcom.c diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,cpuidle.txt b/Documentation/devicetree/bindings/arm/msm/qcom,cpuidle.txt new file mode 100644 index 0000000..b094baf --- /dev/null +++ b/Documentation/devicetree/bindings/arm/msm/qcom,cpuidle.txt @@ -0,0 +1,73 @@ +Qualcomm CPUIdle driver + +The Qualcomm cpuidle driver enables the processor to enter low power modes +when idle. The processors support 4 low power modes. + wfi - also known as clock gating + retention - processor clock gated and processor power is reduced. + standalone-pc - processor is powered down and when reset, the core + boots into secure mode and trampolines back to the kernel. + Every core can individually enter this low power mode without + affecting the state of the other cores. + pc - essentially standalone power collapse, but indicates that the + latency to put SoC into a low power state is tolerable. + +The cpuidle node is comprised of nodes, each of which represent a C-State the +processor can achieve. Each node provides the latency and residency which +helps the cpuidle governor to choose the appropriate low power mode based on +the time available. Not all SoCs may support all the above low power modes. + +PROPERTIES + +- compatible: + Usage: required + Value type: + Definition: Should be "qcom,cpuidle" + +- qcom,cpu-level: + Usage: required + Value type: { Node } + Definition: Describes a C-State of the processor + + PROPERTIES of qcom,cpu-level + + - reg: + Usage: required + Value type: + Definition: Index of the C-State + + - qcom,state-name: + Usage: required + Value type: + Definition: C-State moniker + + - qcom,spm-cpu-mode: + Usage: required + Value type: + Definition: The description of the h/w mode that will be + achieved in this C-State. + + - qcom,latency-us: + Usage: required + Value type: + Defintion: Time taken to exit from the C-State + + - qcom,residency-us: + Usage: required + Value type: + Defintion: Time to be spent in this C-State for the power + saving to be beneficial. + +Example: + + qcom,cpuidle { + compatible = "qcom,cpuidle"; + #address-cells = <1>; + #size-cells = <0>; + qcom,cpu-level@0 { + reg = <0x0>; + qcom,state-name = "C1"; + qcom,spm-cpu-mode = "wfi"; + qcom,latency-us = <1>; + qcom,residency-us = <1>; + }; + }; diff --git a/drivers/cpuidle/Makefile b/drivers/cpuidle/Makefile index 11edb31..4a2c446 100644 --- a/drivers/cpuidle/Makefile +++ b/drivers/cpuidle/Makefile @@ -16,6 +16,7 @@ obj-$(CONFIG_ARM_ZYNQ_CPUIDLE) += cpuidle-zynq.o obj-$(CONFIG_ARM_U8500_CPUIDLE) += cpuidle-ux500.o obj-$(CONFIG_ARM_AT91_CPUIDLE) += cpuidle-at91.o obj-$(CONFIG_ARM_EXYNOS_CPUIDLE) += cpuidle-exynos.o +obj-$(CONFIG_ARM_QCOM_CPUIDLE) += cpuidle-qcom.o ############################################################################### # MIPS drivers diff --git a/drivers/cpuidle/cpuidle-qcom.c b/drivers/cpuidle/cpuidle-qcom.c new file mode 100644 index 0000000..8e70a88 --- /dev/null +++ b/drivers/cpuidle/cpuidle-qcom.c @@ -0,0 +1,140 @@ +/* Copyright (c) 2014, The Linux Foundation. All rights reserved. + * Copyright (c) 2014 Linaro. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 and + * only version 2 as published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + */ + +#include +#include +#include +#include + +#include + +struct lookup { + enum msm_pm_sleep_mode mode; + char *name; +}; + +static enum msm_pm_sleep_mode spm_sleep_modes[MSM_PM_SLEEP_MODE_NR]; + +static int qcom_lpm_enter(struct cpuidle_device *dev, + struct cpuidle_driver *drv, + int index) +{ + return msm_cpu_pm_enter_sleep(spm_sleep_modes[index], true); +} + +static struct cpuidle_driver qcom_cpuidle_driver = { + .name = "qcom_cpuidle", + .owner = THIS_MODULE, +}; + +static int qcom_cpuidle_probe(struct platform_device *pdev) +{ + int ret; + struct device_node *top = pdev->dev.of_node; + struct device_node *n; + char *key; + const char *val; + int index = 0; + int i; + struct cpuidle_state *state; + static const struct lookup pm_sm_lookup[] = { + {MSM_PM_SLEEP_MODE_WAIT_FOR_INTERRUPT, + "wfi"}, + {MSM_PM_SLEEP_MODE_POWER_COLLAPSE_STANDALONE, + "standalone_pc"}, + {MSM_PM_SLEEP_MODE_POWER_COLLAPSE, + "pc"}, + {MSM_PM_SLEEP_MODE_RETENTION, + "retention"}, + }; + + if (!top) + return -ENODEV; + + for_each_child_of_node(top, n) { + key = "qcom,cpu-level"; + if (of_node_cmp(n->name, key)) + continue; + + state = &qcom_cpuidle_driver.states[index]; + + key = "qcom,spm-cpu-mode"; + ret = of_property_read_string(n, key, &val); + if (ret) + goto failed; + for (i = 0; i < ARRAY_SIZE(pm_sm_lookup); i++) { + if (!strcmp(val, pm_sm_lookup[i].name)) { + spm_sleep_modes[index] = pm_sm_lookup[i].mode; + break; + } + } + if (i == ARRAY_SIZE(pm_sm_lookup)) { + ret = -EFAULT; + goto failed; + } + + strncpy(state->desc, val, CPUIDLE_DESC_LEN); + + key = "qcom,state-name"; + ret = of_property_read_string(n, key, &val); + if (ret) + goto failed; + strncpy(state->name, val, CPUIDLE_NAME_LEN); + + key = "qcom,latency-us"; + ret = of_property_read_u32(n, key, &state->exit_latency); + if (ret) + goto failed; + + key = "qcom,residency-us"; + ret = of_property_read_u32(n, key, &state->target_residency); + if (ret) + goto failed; + + state->flags = CPUIDLE_FLAG_TIME_VALID; + state->enter = qcom_lpm_enter; + index++; + } + + qcom_cpuidle_driver.state_count = index; + qcom_cpuidle_driver.safe_state_index = 0; + + ret = cpuidle_register(&qcom_cpuidle_driver, NULL); + if (ret) { + dev_err(&pdev->dev, "failed to register cpuidle driver\n"); + return ret; + } + + return 0; + +failed: + dev_err(&pdev->dev, "error parsing key: %s\n", key); + return ret; +} + +static struct of_device_id qcom_cpuidle_match_tbl[] = { + {.compatible = "qcom,cpuidle"}, + {}, +}; + +static struct platform_driver qcom_cpuidle_platform_driver = { + .probe = qcom_cpuidle_probe, + .driver = { + .name = "qcom,cpuidle", + .owner = THIS_MODULE, + .of_match_table = qcom_cpuidle_match_tbl, + }, +}; + +module_platform_driver(qcom_cpuidle_platform_driver);