diff mbox series

drm/msm/dpu: enable DPU_SSPP_QOS_8LVL for SM8250

Message ID 20210318105435.2011222-1-dmitry.baryshkov@linaro.org
State Accepted
Commit 095eed898485312f86b7cb593da4f9cd5c43fdb0
Headers show
Series drm/msm/dpu: enable DPU_SSPP_QOS_8LVL for SM8250 | expand

Commit Message

Dmitry Baryshkov March 18, 2021, 10:54 a.m. UTC
SM8250 platform has a 8-Levels VIG QoS setting. This setting was missed
due to bad interaction with b8dab65b5ac3 ("drm/msm/dpu: Move
DPU_SSPP_QOS_8LVL bit to SDM845 and SC7180 masks"), which was applied in
parallel.

Fixes: d21fc5dfc3df ("drm/msm/dpu1: add support for qseed3lite used on sm8250")
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
---
 drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Comments

patchwork-bot+linux-arm-msm@kernel.org May 26, 2021, 7:03 p.m. UTC | #1
Hello:

This patch was applied to qcom/linux.git (refs/heads/for-next):

On Thu, 18 Mar 2021 13:54:35 +0300 you wrote:
> SM8250 platform has a 8-Levels VIG QoS setting. This setting was missed

> due to bad interaction with b8dab65b5ac3 ("drm/msm/dpu: Move

> DPU_SSPP_QOS_8LVL bit to SDM845 and SC7180 masks"), which was applied in

> parallel.

> 

> Fixes: d21fc5dfc3df ("drm/msm/dpu1: add support for qseed3lite used on sm8250")

> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>

> 

> [...]


Here is the summary with links:
  - drm/msm/dpu: enable DPU_SSPP_QOS_8LVL for SM8250
    https://git.kernel.org/qcom/c/095eed898485

You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
diff mbox series

Patch

diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c
index bffe5969ed7e..f21f630af476 100644
--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c
+++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c
@@ -22,7 +22,7 @@ 
 	(VIG_MASK | BIT(DPU_SSPP_QOS_8LVL) | BIT(DPU_SSPP_SCALER_QSEED4))
 
 #define VIG_SM8250_MASK \
-	(VIG_MASK | BIT(DPU_SSPP_SCALER_QSEED3LITE))
+	(VIG_MASK | BIT(DPU_SSPP_QOS_8LVL) | BIT(DPU_SSPP_SCALER_QSEED3LITE))
 
 #define DMA_SDM845_MASK \
 	(BIT(DPU_SSPP_SRC) | BIT(DPU_SSPP_QOS) | BIT(DPU_SSPP_QOS_8LVL) |\