From patchwork Mon Nov 17 10:36:09 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ankit Jindal X-Patchwork-Id: 40900 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ee0-f70.google.com (mail-ee0-f70.google.com [74.125.83.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 14EFE24035 for ; Mon, 17 Nov 2014 10:38:35 +0000 (UTC) Received: by mail-ee0-f70.google.com with SMTP id b57sf778648eek.5 for ; Mon, 17 Nov 2014 02:38:34 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=Xis6OL9E//6i7kiJBbvtBGbSVRrBqm6jqCHG17K4Clw=; b=bH7kKXVu3IHrKjNrKYVJ+Qu9HMH7kcGgvYW4EdEAQy4/AxbdiKg/L4ZexfqIKMfqoN JYkAb5YSiYpP/n8bE7XHlScJOEbnKnB6PoTZh/ujKwhiqOuCqMms6zRIep4kFbhRfxgP ExKC8EU/VUcwxKF5Ld+xcjz6x0QuigkxWyrTAwfZkp5cc5oDU+Ln8Kt/19KW/tMPGL+B LO+WgQodUStdZjodPPx6metub/LqxMHcDRzTR4SqABS0eVvGOdgojV2HvvvNJbIGzoCp eYtXQO5axMbhcrFcCa6c9lYMRa10HyxwGN183nsDeQD+YK8VXZkyAxygwXqF8X2hFnoO 5FGQ== X-Gm-Message-State: ALoCoQmI6gSJBEfdBeoLxBT8tchHdVetyRYpsmawBnfemgmgDQCHxUM8lbkkdIz6Hn8g6XuvX09F X-Received: by 10.194.176.106 with SMTP id ch10mr377525wjc.6.1416220714288; Mon, 17 Nov 2014 02:38:34 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.5.227 with SMTP id v3ls1233914lav.91.gmail; Mon, 17 Nov 2014 02:38:33 -0800 (PST) X-Received: by 10.152.234.136 with SMTP id ue8mr26275849lac.21.1416220713926; Mon, 17 Nov 2014 02:38:33 -0800 (PST) Received: from mail-la0-f45.google.com (mail-la0-f45.google.com. [209.85.215.45]) by mx.google.com with ESMTPS id os10si1734943lbb.3.2014.11.17.02.38.33 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 17 Nov 2014 02:38:33 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.45 as permitted sender) client-ip=209.85.215.45; Received: by mail-la0-f45.google.com with SMTP id gm9so1354372lab.4 for ; Mon, 17 Nov 2014 02:38:33 -0800 (PST) X-Received: by 10.112.62.166 with SMTP id z6mr9084683lbr.74.1416220713498; Mon, 17 Nov 2014 02:38:33 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp1132645lbc; Mon, 17 Nov 2014 02:38:32 -0800 (PST) X-Received: by 10.68.222.199 with SMTP id qo7mr28814121pbc.14.1416220711875; Mon, 17 Nov 2014 02:38:31 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cc1si2439776pbb.249.2014.11.17.02.38.31 for ; Mon, 17 Nov 2014 02:38:31 -0800 (PST) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752704AbaKQKiX (ORCPT + 26 others); Mon, 17 Nov 2014 05:38:23 -0500 Received: from mail-pa0-f53.google.com ([209.85.220.53]:40924 "EHLO mail-pa0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752660AbaKQKiU (ORCPT ); Mon, 17 Nov 2014 05:38:20 -0500 Received: by mail-pa0-f53.google.com with SMTP id kq14so3098039pab.12 for ; Mon, 17 Nov 2014 02:38:19 -0800 (PST) X-Received: by 10.70.136.164 with SMTP id qb4mr28751061pdb.36.1416220699615; Mon, 17 Nov 2014 02:38:19 -0800 (PST) Received: from pnqlab023.amcc.com ([182.73.239.130]) by mx.google.com with ESMTPSA id od9sm8945685pbb.96.2014.11.17.02.38.13 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 17 Nov 2014 02:38:19 -0800 (PST) From: Ankit Jindal To: linux-kernel@vger.kernel.org Cc: "Hans J. Koch" , Greg Kroah-Hartman , patches@apm.com, linux-arm-kernel@lists.infradead.org, Rob Herring , Tushar Jagad , Russell King - ARM Linux , devicetree@vger.kernel.org, Guenter Roeck , Varka Bhadram , Kumar Gala , Anup Patel , =?UTF-8?q?Andreas=20F=C3=A4rber?= , Ankit Jindal Subject: [PATCH v5 3/6] Documentation: Update documentation for UIO_MEM_PHYS_CACHE Date: Mon, 17 Nov 2014 16:06:09 +0530 Message-Id: <1416220572-13381-4-git-send-email-ankit.jindal@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1416220572-13381-1-git-send-email-ankit.jindal@linaro.org> References: <1416220572-13381-1-git-send-email-ankit.jindal@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: ankit.jindal@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.45 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch updates UIO documentation for new mem region type UIO_MEM_PHYS_CACHE. Signed-off-by: Ankit Jindal Signed-off-by: Tushar Jagad --- Documentation/DocBook/uio-howto.tmpl | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/Documentation/DocBook/uio-howto.tmpl b/Documentation/DocBook/uio-howto.tmpl index bbe9c1f..baa9185 100644 --- a/Documentation/DocBook/uio-howto.tmpl +++ b/Documentation/DocBook/uio-howto.tmpl @@ -529,8 +529,9 @@ the memory region, it will show up in the corresponding sysfs node. int memtype: Required if the mapping is used. Set this to UIO_MEM_PHYS if you you have physical memory on your card to be mapped. Use UIO_MEM_LOGICAL for logical -memory (e.g. allocated with kmalloc()). There's also -UIO_MEM_VIRTUAL for virtual memory. +memory (e.g. allocated with kmalloc()). There are also +UIO_MEM_VIRTUAL for virtual memory, and +UIO_MEM_PHYS_CACHE for cacheable access to physical memory.