From patchwork Mon Nov 17 10:36:10 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ankit Jindal X-Patchwork-Id: 40901 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f70.google.com (mail-wg0-f70.google.com [74.125.82.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 0F9F724035 for ; Mon, 17 Nov 2014 10:38:46 +0000 (UTC) Received: by mail-wg0-f70.google.com with SMTP id x13sf11149339wgg.9 for ; Mon, 17 Nov 2014 02:38:43 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=4kPLmDF3BwLphGJMn9YVdmyKLwRuDXqA6Fzvr3EQgVE=; b=QSIfpry9uUOFsB6GnKLoOSY1kXmK7IVQSmZG0OVP/wDBDaVN349ZGmXDzG2UGq/umf Y9IrSl0P4rqX+VkgXIfAsiZR2cDs4+ZnUFmoV7kONsiu9Z/wRWgcARSoHevRSJj9XKqS YBuSpP3Dp7CENHXxgrhjOej5kUsD0ZGQug3F8LrVE0CRdIqyUvEQZogbdEZtk4Qta7mi GB4A8mAoC0SamMx+MZA871BquxaMkMhRkb24TK/0/4otAO0HGQwR2owhMOQ/l2AtfN9t HCmODLCYt9CBWNhV8gg/zsjIRJRAUuICJGPGOLFKskMIjw0aY2eZfA02yW13s1bAPS7q SSDA== X-Gm-Message-State: ALoCoQmWioXjDd/36oV4rbrELSgReL+dQg5tnIh/YmRXvbbuH3vtrWMf1REhIoMYm+V3B+Rne5en X-Received: by 10.152.30.66 with SMTP id q2mr13756125lah.2.1416220723759; Mon, 17 Nov 2014 02:38:43 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.36.67 with SMTP id o3ls670580laj.86.gmail; Mon, 17 Nov 2014 02:38:43 -0800 (PST) X-Received: by 10.112.146.162 with SMTP id td2mr20435319lbb.40.1416220723385; Mon, 17 Nov 2014 02:38:43 -0800 (PST) Received: from mail-la0-f52.google.com (mail-la0-f52.google.com. [209.85.215.52]) by mx.google.com with ESMTPS id ju18si29879099lab.8.2014.11.17.02.38.43 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 17 Nov 2014 02:38:43 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) client-ip=209.85.215.52; Received: by mail-la0-f52.google.com with SMTP id q1so169663lam.11 for ; Mon, 17 Nov 2014 02:38:43 -0800 (PST) X-Received: by 10.152.6.228 with SMTP id e4mr9367073laa.71.1416220723235; Mon, 17 Nov 2014 02:38:43 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp1132662lbc; Mon, 17 Nov 2014 02:38:42 -0800 (PST) X-Received: by 10.66.255.100 with SMTP id ap4mr2515779pad.133.1416220721222; Mon, 17 Nov 2014 02:38:41 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ns10si34756996pbc.139.2014.11.17.02.38.40 for ; Mon, 17 Nov 2014 02:38:41 -0800 (PST) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752282AbaKQKic (ORCPT + 4 others); Mon, 17 Nov 2014 05:38:32 -0500 Received: from mail-pa0-f51.google.com ([209.85.220.51]:55216 "EHLO mail-pa0-f51.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752691AbaKQKi0 (ORCPT ); Mon, 17 Nov 2014 05:38:26 -0500 Received: by mail-pa0-f51.google.com with SMTP id ey11so5174596pad.10 for ; Mon, 17 Nov 2014 02:38:26 -0800 (PST) X-Received: by 10.70.62.6 with SMTP id u6mr28039788pdr.113.1416220706136; Mon, 17 Nov 2014 02:38:26 -0800 (PST) Received: from pnqlab023.amcc.com ([182.73.239.130]) by mx.google.com with ESMTPSA id od9sm8945685pbb.96.2014.11.17.02.38.21 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 17 Nov 2014 02:38:25 -0800 (PST) From: Ankit Jindal To: linux-kernel@vger.kernel.org Cc: "Hans J. Koch" , Greg Kroah-Hartman , patches@apm.com, linux-arm-kernel@lists.infradead.org, Rob Herring , Tushar Jagad , Russell King - ARM Linux , devicetree@vger.kernel.org, Guenter Roeck , Varka Bhadram , Kumar Gala , Anup Patel , =?UTF-8?q?Andreas=20F=C3=A4rber?= , Ankit Jindal Subject: [PATCH v5 4/6] uio: Add X-Gene QMTM UIO driver Date: Mon, 17 Nov 2014 16:06:10 +0530 Message-Id: <1416220572-13381-5-git-send-email-ankit.jindal@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1416220572-13381-1-git-send-email-ankit.jindal@linaro.org> References: <1416220572-13381-1-git-send-email-ankit.jindal@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: ankit.jindal@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The Applied Micro X-Gene SOC has on-chip QMTM (Queue manager and Traffic manager) which is hardware based Queue or Ring manager. This QMTM device can be used in conjunction with other devices such as DMA Engine, Ethernet, Security Engine, etc to assign work based on queues or rings. This patch allows user space access to X-Gene QMTM device. Signed-off-by: Ankit Jindal Signed-off-by: Tushar Jagad --- drivers/uio/Kconfig | 8 ++ drivers/uio/Makefile | 1 + drivers/uio/uio_xgene_qmtm.c | 271 ++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 280 insertions(+) create mode 100644 drivers/uio/uio_xgene_qmtm.c diff --git a/drivers/uio/Kconfig b/drivers/uio/Kconfig index 5a90914..76b1858 100644 --- a/drivers/uio/Kconfig +++ b/drivers/uio/Kconfig @@ -135,4 +135,12 @@ config UIO_MF624 If you compile this as a module, it will be called uio_mf624. +config UIO_XGENE_QMTM + tristate "Applied Micro X-Gene QMTM driver" + depends on OF + help + Userspace I/O interface for the X-Gene QMTM. The userspace part of + this driver will be available for download from the Applied Micro + web site (http://www.apm.com/). + endif diff --git a/drivers/uio/Makefile b/drivers/uio/Makefile index d3218bd..633eaa0 100644 --- a/drivers/uio/Makefile +++ b/drivers/uio/Makefile @@ -8,3 +8,4 @@ obj-$(CONFIG_UIO_PCI_GENERIC) += uio_pci_generic.o obj-$(CONFIG_UIO_NETX) += uio_netx.o obj-$(CONFIG_UIO_PRUSS) += uio_pruss.o obj-$(CONFIG_UIO_MF624) += uio_mf624.o +obj-$(CONFIG_UIO_XGENE_QMTM) += uio_xgene_qmtm.o diff --git a/drivers/uio/uio_xgene_qmtm.c b/drivers/uio/uio_xgene_qmtm.c new file mode 100644 index 0000000..0695eb2a --- /dev/null +++ b/drivers/uio/uio_xgene_qmtm.c @@ -0,0 +1,271 @@ +/* + * X-Gene Queue Manager Traffic Manager (QMTM) UIO driver (uio_xgene_qmtm) + * + * This driver exports QMTM CSRs, Fabric and memory for queues to user-space + * + * Copyright (C) 2014 Applied Micro - http://www.apm.com/ + * Copyright (C) 2014 Linaro Ltd. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation version 2. + * + * This program is distributed "as is" WITHOUT ANY WARRANTY of any + * kind, whether express or implied; without even the implied warranty + * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define DRV_NAME "qmtm_uio" +#define DRV_VERSION "1.0" + +#define QMTM_CFG_MEM_RAM_SHUTDOWN 0x0000d070 + +#define QMTM_DEFAULT_QSIZE 65536 + +struct uio_qmtm_dev { + struct uio_info *info; + struct clk *qmtm_clk; +}; + +/* QMTM CSR read/write routine */ +static inline void qmtm_csr_write(struct uio_qmtm_dev *qmtm_dev, u32 offset, + u32 data) +{ + void __iomem *addr = qmtm_dev->info->mem[0].internal_addr; + + writel(data, addr + offset); +} + +static inline u32 qmtm_csr_read(struct uio_qmtm_dev *qmtm_dev, u32 offset) +{ + void __iomem *addr = qmtm_dev->info->mem[0].internal_addr; + + return readl(addr + offset); +} + +static int qmtm_reset(struct uio_qmtm_dev *qmtm_dev) +{ + u32 val; + int wait = 1000; + + /* reset the internal memory of the device */ + qmtm_csr_write(qmtm_dev, QMTM_CFG_MEM_RAM_SHUTDOWN, 0); + + /* check whether device internal memory is out of reset or not */ + while (wait--) { + val = qmtm_csr_read(qmtm_dev, QMTM_CFG_MEM_RAM_SHUTDOWN); + + if (val != 0xffffffff) + return 0; + + udelay(1); + } + + return -ETIMEDOUT; +} + +static int qmtm_probe(struct platform_device *pdev) +{ + struct uio_info *info; + struct uio_qmtm_dev *qmtm_dev; + struct resource *csr; + struct resource *fabric; + struct resource qpool; + unsigned int num_queues; + unsigned int devid; + phandle qpool_phandle; + struct device_node *qpool_node; + int ret; + + qmtm_dev = devm_kzalloc(&pdev->dev, sizeof(struct uio_qmtm_dev), + GFP_KERNEL); + if (!qmtm_dev) + return -ENOMEM; + + qmtm_dev->info = devm_kzalloc(&pdev->dev, sizeof(*info), GFP_KERNEL); + if (!qmtm_dev->info) + return -ENOMEM; + + /* Power on qmtm in case its not done as part of boot-loader */ + qmtm_dev->qmtm_clk = devm_clk_get(&pdev->dev, NULL); + if (IS_ERR(qmtm_dev->qmtm_clk)) { + dev_err(&pdev->dev, "Failed to get clock\n"); + ret = PTR_ERR(qmtm_dev->qmtm_clk); + return ret; + } + + csr = platform_get_resource(pdev, IORESOURCE_MEM, 0); + if (!csr) { + ret = -ENODEV; + dev_err(&pdev->dev, "No QMTM CSR resource specified\n"); + goto out_err; + } + + if (!csr->start) { + ret = -EINVAL; + dev_err(&pdev->dev, "Invalid CSR resource\n"); + goto out_err; + } + + fabric = platform_get_resource(pdev, IORESOURCE_MEM, 1); + if (!fabric) { + ret = -ENODEV; + dev_err(&pdev->dev, "No QMTM Fabric resource specified\n"); + goto out_err; + } + + if (!fabric->start) { + ret = -EINVAL; + dev_err(&pdev->dev, "Invalid Fabric resource\n"); + goto out_err; + } + + ret = of_property_read_u32(pdev->dev.of_node, "qpool-memory", + &qpool_phandle); + if (ret < 0) { + dev_err(&pdev->dev, "No qpool-memory resource specified\n"); + goto out_err; + } + + qpool_node = of_find_node_by_phandle(qpool_phandle); + if (IS_ERR_OR_NULL(qpool_node)) { + ret = PTR_ERR(qpool_node); + dev_err(&pdev->dev, "Failed to get node by phandle\n"); + goto out_err; + } + + ret = of_address_to_resource(qpool_node, 0, &qpool); + + of_node_put(qpool_node); + + if (ret < 0) { + dev_err(&pdev->dev, "Failed to get qpool resource from node\n"); + goto out_err; + } + + if (!qpool.start) { + ret = -EINVAL; + dev_err(&pdev->dev, "Invalid qpool resource\n"); + goto out_err; + } + + ret = of_property_read_u32(pdev->dev.of_node, "num-queues", + &num_queues); + if (ret < 0) { + dev_err(&pdev->dev, "No num-queues resource specified\n"); + goto out_err; + } + + /* check whether sufficient memory is provided for the given queues */ + if (num_queues * QMTM_DEFAULT_QSIZE > resource_size(&qpool)) { + ret = -ENOSPC; + dev_err(&pdev->dev, "Insufficient Qpool for the given queues\n"); + goto out_err; + } + + ret = of_property_read_u32(pdev->dev.of_node, "devid", &devid); + if (ret < 0) { + dev_err(&pdev->dev, "No devid resource specified\n"); + goto out_err; + } + + info = qmtm_dev->info; + info->mem[0].name = "csr"; + info->mem[0].addr = csr->start; + info->mem[0].size = resource_size(csr); + info->mem[0].memtype = UIO_MEM_PHYS; + info->mem[0].internal_addr = devm_ioremap_resource(&pdev->dev, csr); + + if (IS_ERR(info->mem[0].internal_addr)) { + ret = PTR_ERR(info->mem[0].internal_addr); + dev_err(&pdev->dev, "Failed to ioremap CSR region\n"); + goto out_err; + } + + info->mem[1].name = "fabric"; + info->mem[1].addr = fabric->start; + info->mem[1].size = resource_size(fabric); + info->mem[1].memtype = UIO_MEM_PHYS; + + info->mem[2].name = "qpool"; + info->mem[2].addr = qpool.start; + info->mem[2].size = resource_size(&qpool); + info->mem[2].memtype = UIO_MEM_PHYS_CACHE; + + info->name = devm_kasprintf(&pdev->dev, GFP_KERNEL, "qmtm%d", devid); + info->version = DRV_VERSION; + + info->priv = qmtm_dev; + + /* enable the clock */ + clk_prepare_enable(qmtm_dev->qmtm_clk); + + /* get the qmtm out of reset */ + ret = qmtm_reset(qmtm_dev); + if (ret < 0) { + dev_err(&pdev->dev, "Failed to reset QMTM\n"); + goto out_clk; + } + + /* register with uio framework */ + ret = uio_register_device(&pdev->dev, info); + if (ret < 0) + goto out_clk; + + platform_set_drvdata(pdev, qmtm_dev); + return 0; + +out_clk: + clk_disable_unprepare(qmtm_dev->qmtm_clk); + +out_err: + return ret; +} + +static int qmtm_remove(struct platform_device *pdev) +{ + struct uio_qmtm_dev *qmtm_dev = platform_get_drvdata(pdev); + struct uio_info *info = qmtm_dev->info; + + uio_unregister_device(info); + + clk_disable_unprepare(qmtm_dev->qmtm_clk); + + return 0; +} + +static struct of_device_id qmtm_match[] = { + {.compatible = "apm,xgene-qmtm",}, + {}, +}; + +MODULE_DEVICE_TABLE(of, qmtm_match); + +static struct platform_driver qmtm_driver = { + .driver = { + .name = DRV_NAME, + .of_match_table = qmtm_match, + }, + .probe = qmtm_probe, + .remove = qmtm_remove, +}; + +module_platform_driver(qmtm_driver); + +MODULE_LICENSE("GPL v2"); +MODULE_VERSION(DRV_VERSION); +MODULE_AUTHOR("Ankit Jindal "); +MODULE_AUTHOR("Tushar Jagad ");