From patchwork Tue Feb 3 01:16:55 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Omair Javaid X-Patchwork-Id: 44181 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id E9549202A5 for ; Tue, 3 Feb 2015 01:19:28 +0000 (UTC) Received: by mail-wi0-f197.google.com with SMTP id n3sf23218931wiv.0 for ; Mon, 02 Feb 2015 17:19:28 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:mailing-list :precedence:list-id:list-unsubscribe:list-subscribe:list-archive :list-post:list-help:sender:delivered-to:from:to:subject:date :message-id:in-reply-to:references:x-original-sender :x-original-authentication-results; bh=zKw6fO/38ELpn4pRlghH87BpcEWW+FOCQ4QjypN5RW0=; b=YPDVKJ2snihpYdAKeivy31BiRvJFFXpEtdedRUzVeOKPWkMQKypmt4eV59jLTKlYXs DIILa2fHrV1/evKpZfc0CMXl0AgwigBc5peIAAG0v9fVTpwnKZcG7JdFVGeWubing/Ct rc7HWj0pZMXHsU7S+npuLs7LMKcFkCsjnmgQ/BajKoXdDJxbGVd5/C2WBqIWWW1gBFOg vxNCizgtmEpNkS7gCSlUKI67aDr05HNqA/8lEtRv2YOmiLSfRT1ajqa0Nks3GOM+ipOK Hq/O9fyiZHiGmTQHP07StoAaCBuqVurCcBnFA8jn32QbB2+i59CcP6CbWS+ugeV9qXI9 tvRg== X-Gm-Message-State: ALoCoQlDQOPRur0pSdL0QLMEgB2PEUGHbXCOjTOgkF1xtfKzpTdm/B1yQFfJA94bsN2RQ4V1PzCm X-Received: by 10.112.175.10 with SMTP id bw10mr2759964lbc.7.1422926368228; Mon, 02 Feb 2015 17:19:28 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.206.37 with SMTP id ll5ls753502lac.53.gmail; Mon, 02 Feb 2015 17:19:28 -0800 (PST) X-Received: by 10.112.173.202 with SMTP id bm10mr22094305lbc.24.1422926367990; Mon, 02 Feb 2015 17:19:27 -0800 (PST) Received: from mail-la0-x22c.google.com (mail-la0-x22c.google.com. [2a00:1450:4010:c03::22c]) by mx.google.com with ESMTPS id q10si18108023laq.122.2015.02.02.17.19.27 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 02 Feb 2015 17:19:27 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2a00:1450:4010:c03::22c as permitted sender) client-ip=2a00:1450:4010:c03::22c; Received: by mail-la0-f44.google.com with SMTP id s18so46983986lam.3 for ; Mon, 02 Feb 2015 17:19:27 -0800 (PST) X-Received: by 10.152.228.161 with SMTP id sj1mr1296438lac.74.1422926367833; Mon, 02 Feb 2015 17:19:27 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp1637014lbj; Mon, 2 Feb 2015 17:19:26 -0800 (PST) X-Received: by 10.68.227.6 with SMTP id rw6mr640020pbc.2.1422926366029; Mon, 02 Feb 2015 17:19:26 -0800 (PST) Received: from sourceware.org (server1.sourceware.org. [209.132.180.131]) by mx.google.com with ESMTPS id dj3si537897pbc.204.2015.02.02.17.19.24 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 02 Feb 2015 17:19:26 -0800 (PST) Received-SPF: pass (google.com: domain of gdb-patches-return-119526-patch=linaro.org@sourceware.org designates 209.132.180.131 as permitted sender) client-ip=209.132.180.131; Received: (qmail 10996 invoked by alias); 3 Feb 2015 01:17:19 -0000 Mailing-List: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org Precedence: list List-Id: List-Unsubscribe: , List-Subscribe: List-Archive: List-Post: , List-Help: , Sender: gdb-patches-owner@sourceware.org Delivered-To: mailing list gdb-patches@sourceware.org Received: (qmail 10969 invoked by uid 89); 3 Feb 2015 01:17:18 -0000 X-Virus-Found: No X-Spam-SWARE-Status: No, score=-1.9 required=5.0 tests=AWL, BAYES_00, RCVD_IN_DNSWL_LOW, RCVD_IN_SORBS_WEB, SPF_PASS autolearn=ham version=3.3.2 X-HELO: mail-wg0-f41.google.com Received: from mail-wg0-f41.google.com (HELO mail-wg0-f41.google.com) (74.125.82.41) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with (AES128-SHA encrypted) ESMTPS; Tue, 03 Feb 2015 01:17:17 +0000 Received: by mail-wg0-f41.google.com with SMTP id a1so41933321wgh.0 for ; Mon, 02 Feb 2015 17:17:14 -0800 (PST) X-Received: by 10.194.205.228 with SMTP id lj4mr47632893wjc.77.1422926234593; Mon, 02 Feb 2015 17:17:14 -0800 (PST) Received: from localhost.localdomain ([182.178.186.12]) by mx.google.com with ESMTPSA id eb7sm22209952wic.11.2015.02.02.17.17.13 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 02 Feb 2015 17:17:14 -0800 (PST) From: Omair Javaid To: gdb-patches@sourceware.org Subject: [PATCH v4 4/5] Support for recording aarch64 advanced SIMD instructions Date: Tue, 3 Feb 2015 06:16:55 +0500 Message-Id: <1422926216-15740-5-git-send-email-omair.javaid@linaro.org> In-Reply-To: <1422926216-15740-1-git-send-email-omair.javaid@linaro.org> References: <1422926216-15740-1-git-send-email-omair.javaid@linaro.org> X-IsSubscribed: yes X-Original-Sender: omair.javaid@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2a00:1450:4010:c03::22c as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org; dkim=pass header.i=@sourceware.org X-Google-Group-Id: 836684582541 gdb: 2015-02-02 Omair Javaid * aarch64-tdep.c (aarch64_record_data_proc_simd_fp): Add handler for data processing SIMD and floating point insns. (aarch64_record_asimd_load_store): Add handler to record ASIMD load store insns. (aarch64_record_load_store): Install record handler aarch64_record_asimd_load_store. (aarch64_record_decode_insn_handler): Install record handler aarch64_record_data_proc_simd_fp. --- gdb/aarch64-tdep.c | 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++- 1 file changed, 226 insertions(+), 2 deletions(-) diff --git a/gdb/aarch64-tdep.c b/gdb/aarch64-tdep.c index faa650a..d2ec2c1 100644 --- a/gdb/aarch64-tdep.c +++ b/gdb/aarch64-tdep.c @@ -3047,6 +3047,144 @@ aarch64_record_branch_except_sys (insn_decode_record *aarch64_insn_r) return AARCH64_RECORD_SUCCESS; } +/* Record handler for advanced SIMD load and store instructions. */ +static unsigned int +aarch64_record_asimd_load_store (insn_decode_record *aarch64_insn_r) +{ + CORE_ADDR address; + uint64_t addr_offset = 0; + uint32_t record_buf[24]; + uint64_t record_buf_mem[24]; + uint32_t reg_rn, reg_rt, reg_rm; + uint32_t reg_index = 0, mem_index = 0; + uint8_t eindex, rindex, sindex, reg_tt, replicate; + uint8_t elements, esize, rpt, selem, single, scale; + uint8_t opcode_bits, size_bits, ld_flag, data_size, wback; + + reg_rt = bits (aarch64_insn_r->aarch64_insn, 0, 4); + reg_rn = bits (aarch64_insn_r->aarch64_insn, 5, 9); + reg_rm = bits (aarch64_insn_r->aarch64_insn, 16, 20); + + wback = bit (aarch64_insn_r->aarch64_insn, 23); + single = bit (aarch64_insn_r->aarch64_insn, 24); + ld_flag = bit (aarch64_insn_r->aarch64_insn, 22); + size_bits = bits (aarch64_insn_r->aarch64_insn, 10, 11); + opcode_bits = bits (aarch64_insn_r->aarch64_insn, 12, 15); + regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn, &address); + + if (single) + { + scale = opcode_bits >> 2; + selem = ((opcode_bits & 0x02) | + bit (aarch64_insn_r->aarch64_insn, 21)) + 1; + replicate = 0; + switch (scale) + { + case 2: + if (!(size_bits & 0x01) && ((size_bits >> 1) & 0x01)) + scale = 3; + break; + case 3: + scale = size_bits; + replicate = 1; + break; + default: + break; + } + esize = 8 << scale; + if (replicate) + for (sindex = 0; sindex < selem; sindex++) + { + record_buf[reg_index++] = reg_rt + AARCH64_V0_REGNUM; + reg_rt = (reg_rt + 1) % 32; + } + else + { + for (sindex = 0; sindex < selem; sindex++) + if (ld_flag) + record_buf[reg_index++] = reg_rt + AARCH64_V0_REGNUM; + else + { + record_buf_mem[mem_index++] = esize / 8; + record_buf_mem[mem_index++] = address + addr_offset; + } + addr_offset = addr_offset + (esize / 8); + reg_rt = (reg_rt + 1) % 32; + } + } + else + { + esize = 8 << size_bits; + if (bit (aarch64_insn_r->aarch64_insn, 30)) + elements = 128 / esize; + else + elements = 64 / esize; + + switch (opcode_bits) + { + case 0: + rpt = 1; + selem = 4; + break; + case 2: + rpt = 4; + selem = 1; + break; + case 4: + rpt = 1; + selem = 3; + break; + case 6: + rpt = 3; + selem = 1; + break; + case 7: + rpt = 1; + selem = 1; + break; + case 8: + rpt = 1; + selem = 2; + break; + case 10: + rpt = 2; + selem = 1; + break; + default: + return AARCH64_RECORD_UNSUPPORTED; + break; + } + for (rindex = 0; rindex < rpt; rindex++) + for (eindex = 0; eindex < elements; eindex++) + { + reg_tt = (reg_rt + rindex) % 32; + for (sindex = 0; sindex < selem; sindex++) + { + if (ld_flag) + record_buf[reg_index++] = reg_tt + AARCH64_V0_REGNUM; + else + { + record_buf_mem[mem_index++] = esize / 8; + record_buf_mem[mem_index++] = address + addr_offset; + } + addr_offset = addr_offset + (esize / 8); + reg_tt = (reg_tt + 1) % 32; + } + } + } + + if (wback) + record_buf[reg_index++] = reg_rn; + + aarch64_insn_r->reg_rec_count = reg_index; + aarch64_insn_r->mem_rec_count = mem_index / 2; + MEM_ALLOC (aarch64_insn_r->aarch64_mems, aarch64_insn_r->mem_rec_count, + record_buf_mem); + REG_ALLOC (aarch64_insn_r->aarch64_regs, aarch64_insn_r->reg_rec_count, + record_buf); + return AARCH64_RECORD_SUCCESS; +} + /* Record handler for load and store instructions. */ static unsigned int aarch64_record_load_store (insn_decode_record *aarch64_insn_r) @@ -3285,7 +3423,7 @@ aarch64_record_load_store (insn_decode_record *aarch64_insn_r) } /* Advanced SIMD load/store instructions. */ else - return AARCH64_RECORD_UNSUPPORTED; + return aarch64_record_asimd_load_store (aarch64_insn_r); MEM_ALLOC (aarch64_insn_r->aarch64_mems, aarch64_insn_r->mem_rec_count, record_buf_mem); @@ -3293,6 +3431,92 @@ aarch64_record_load_store (insn_decode_record *aarch64_insn_r) record_buf); return AARCH64_RECORD_SUCCESS; } + +/* Record handler for data processing SIMD and floating point instructions. */ + +static unsigned int +aarch64_record_data_proc_simd_fp (insn_decode_record *aarch64_insn_r) +{ + uint8_t insn_bit21, opcode, rmode, reg_rd; + uint8_t insn_bits24_27, insn_bits28_31, insn_bits10_11, insn_bits12_15; + uint8_t insn_bits11_14; + uint32_t record_buf[2]; + + insn_bits24_27 = bits (aarch64_insn_r->aarch64_insn, 24, 27); + insn_bits28_31 = bits (aarch64_insn_r->aarch64_insn, 28, 31); + insn_bits10_11 = bits (aarch64_insn_r->aarch64_insn, 10, 11); + insn_bits12_15 = bits (aarch64_insn_r->aarch64_insn, 12, 15); + insn_bits11_14 = bits (aarch64_insn_r->aarch64_insn, 11, 14); + opcode = bits (aarch64_insn_r->aarch64_insn, 16, 18); + rmode = bits (aarch64_insn_r->aarch64_insn, 19, 20); + reg_rd = bits (aarch64_insn_r->aarch64_insn, 0, 4); + insn_bit21 = bit (aarch64_insn_r->aarch64_insn, 21); + + if ((insn_bits28_31 & 0x05) == 0x01 && insn_bits24_27 == 0x0e) + { + /* Floating point - fixed point conversion instructions. */ + if (!insn_bit21) + if ((opcode >> 1) == 0x0 && rmode == 0x03) + record_buf[0] = reg_rd; + else + record_buf[0] = reg_rd + AARCH64_V0_REGNUM; + /* Floating point - conditional compare instructions. */ + else if (insn_bits10_11 == 0x01) + record_buf[0] = AARCH64_CPSR_REGNUM; + /* Floating point - data processing (2-source) and + conditional select instructions. */ + else if (insn_bits10_11 == 0x02 || insn_bits10_11 == 0x03) + record_buf[0] = reg_rd + AARCH64_V0_REGNUM; + else if (insn_bits10_11 == 0x00) + { + /* Floating point - immediate instructions. */ + if ((insn_bits12_15 & 0x01) == 0x01 || (insn_bits12_15 & 0x07) == 0x04) + record_buf[0] = reg_rd + AARCH64_V0_REGNUM; + /* Floating point - compare instructions. */ + else if ((insn_bits12_15 & 0x03) == 0x02) + record_buf[0] = AARCH64_CPSR_REGNUM; + /* Floating point - integer conversions instructions. */ + if (insn_bits12_15 == 0x00) + { + /* Convert float to integer instruction. */ + if (!(opcode >> 1) || ((opcode >> 1) == 0x02 && !rmode)) + record_buf[0] = reg_rd + AARCH64_X0_REGNUM; + /* Convert integer to float instruction. */ + else if ((opcode >> 1) == 0x01 && !rmode) + record_buf[0] = reg_rd + AARCH64_V0_REGNUM; + /* Move float to integer instruction. */ + else if ((opcode >> 1) == 0x03) + { + if (!(opcode & 0x01)) + record_buf[0] = reg_rd + AARCH64_X0_REGNUM; + else + record_buf[0] = reg_rd + AARCH64_V0_REGNUM; + } + } + } + } + else if ((insn_bits28_31 & 0x09) == 0x00 && insn_bits24_27 == 0x0E) + { + /* Advanced SIMD copy instructions. */ + if (!bits (aarch64_insn_r->aarch64_insn, 21, 23) && + !bit (aarch64_insn_r->aarch64_insn, 15) && + bit (aarch64_insn_r->aarch64_insn, 10)) + if (insn_bits11_14 == 0x05 || insn_bits11_14 == 0x07) + record_buf[0] = reg_rd + AARCH64_X0_REGNUM; + else + record_buf[0] = reg_rd + AARCH64_V0_REGNUM; + else + record_buf[0] = reg_rd + AARCH64_V0_REGNUM; + } + /* All remaining floating point or advanced SIMD instructions. */ + else + record_buf[0] = reg_rd + AARCH64_V0_REGNUM; + + REG_ALLOC (aarch64_insn_r->aarch64_regs, aarch64_insn_r->reg_rec_count, + record_buf); + return AARCH64_RECORD_SUCCESS; +} + /* Decodes insns type and invokes its record handler. */ static unsigned int @@ -3323,7 +3547,7 @@ aarch64_record_decode_insn_handler (insn_decode_record *aarch64_insn_r) /* Data processing - SIMD and floating point instructions. */ if (ins_bit25 && ins_bit26 && ins_bit27) - return AARCH64_RECORD_UNSUPPORTED; + return aarch64_record_data_proc_simd_fp (aarch64_insn_r); return AARCH64_RECORD_UNSUPPORTED; }