From patchwork Tue Apr 19 16:56:28 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Auger Eric X-Patchwork-Id: 66115 Delivered-To: patches@linaro.org Received: by 10.140.93.198 with SMTP id d64csp1968731qge; Tue, 19 Apr 2016 09:56:56 -0700 (PDT) X-Received: by 10.194.104.202 with SMTP id gg10mr4498287wjb.103.1461085011267; Tue, 19 Apr 2016 09:56:51 -0700 (PDT) Return-Path: Received: from mail-wm0-x232.google.com (mail-wm0-x232.google.com. [2a00:1450:400c:c09::232]) by mx.google.com with ESMTPS id n131si5148636wmg.71.2016.04.19.09.56.51 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 19 Apr 2016 09:56:51 -0700 (PDT) Received-SPF: pass (google.com: domain of eric.auger@linaro.org designates 2a00:1450:400c:c09::232 as permitted sender) client-ip=2a00:1450:400c:c09::232; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: domain of eric.auger@linaro.org designates 2a00:1450:400c:c09::232 as permitted sender) smtp.mailfrom=eric.auger@linaro.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: by mail-wm0-x232.google.com with SMTP id v188so170472240wme.1 for ; Tue, 19 Apr 2016 09:56:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=v15JX+8ZhfGWHU2Z1vyPHl73c+SzpHNW/k1gz5vQ7hc=; b=a+wrpsZriRudxQSryx/SXqGo64D7ChZfC4+D9w5GylEXMbUWReXfRreUCzt801Oq4X Iwxd6rO6fLp5kzlxhaMAOvnAjoG6eAi5rmQcyz7zwjYA3tNXbra+zP4xswNG7llzY3VW MCOgszXTecOiEPdPJNgLMk/wvZgIP+KQ1elqY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=v15JX+8ZhfGWHU2Z1vyPHl73c+SzpHNW/k1gz5vQ7hc=; b=MC1dlmMAa4Ix3DXOOQFhN+uS/9usPARxAqFQu1/bCU1LW0jR0+vaQ9TUg3ZohPzLVx tGP263Qo+yaq7WS2y0msV3OKbv+CXehgTMUuBGGzRTNsKenWltqj8luD3fjVLtI62ubG pZTAwh+UgzXX1SzCBTol7Son7bBB89tjJzL6ffdq7c+v/vSAACPQXWW3Xqeo+pab9I5M rMjUfLvYqoL8PY3NMFZApEwWFOl1y89BYBHXcxswsGLMzmfNEPICqB04WIMNOfWPOtjA cUCDBR8LvFBDbjbVQnFNhxgLeFjCecAZ5A8LjAfMeUcJfE51sb9rwIjpNpWSJxkBoCA7 mVlQ== X-Gm-Message-State: AOPr4FXI/rQYjvmQASYNvDvK4f0MBNJsuqSDSMYvck2hbTbBpsXoZKluvHwtRtfqpxtYCZF+ugo= X-Received: by 10.28.236.156 with SMTP id h28mr3806705wmi.25.1461085010952; Tue, 19 Apr 2016 09:56:50 -0700 (PDT) Return-Path: Received: from new-host-34.home (LMontsouris-657-1-37-90.w80-11.abo.wanadoo.fr. [80.11.198.90]) by smtp.gmail.com with ESMTPSA id x2sm1169329wjr.33.2016.04.19.09.56.48 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 19 Apr 2016 09:56:49 -0700 (PDT) From: Eric Auger To: eric.auger@st.com, eric.auger@linaro.org, robin.murphy@arm.com, alex.williamson@redhat.com, will.deacon@arm.com, joro@8bytes.org, tglx@linutronix.de, jason@lakedaemon.net, marc.zyngier@arm.com, christoffer.dall@linaro.org, linux-arm-kernel@lists.infradead.org Cc: patches@linaro.org, linux-kernel@vger.kernel.org, Bharat.Bhushan@freescale.com, pranav.sawargaonkar@gmail.com, p.fedin@samsung.com, iommu@lists.linux-foundation.org, Jean-Philippe.Brucker@arm.com, julien.grall@arm.com Subject: [PATCH v7 04/10] iommu/dma-reserved-iommu: alloc/free_reserved_iova_domain Date: Tue, 19 Apr 2016 16:56:28 +0000 Message-Id: <1461084994-2355-5-git-send-email-eric.auger@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1461084994-2355-1-git-send-email-eric.auger@linaro.org> References: <1461084994-2355-1-git-send-email-eric.auger@linaro.org> Introduce alloc/free_reserved_iova_domain in the IOMMU API. alloc_reserved_iova_domain initializes an iova domain at a given iova base address and with a given size. This iova domain will be used to allocate iova within that window. Those IOVAs will be reserved for special purpose, typically MSI frame binding. Allocation function within the reserved iova domain will be introduced in subsequent patches. Those functions are fully implemented if CONFIG_IOMMU_DMA_RESERVED is set. Signed-off-by: Eric Auger --- v7: - fix locking - add iova_cache_get/put - static inline functions when CONFIG_IOMMU_DMA_RESERVED is not set - introduce struct reserved_iova_domain to encapsulate prot info & add prot parameter in alloc_reserved_iova_domain v5 -> v6: - use spin lock instead of mutex v3 -> v4: - formerly in "iommu/arm-smmu: implement alloc/free_reserved_iova_domain" & "iommu: add alloc/free_reserved_iova_domain" v2 -> v3: - remove iommu_alloc_reserved_iova_domain & iommu_free_reserved_iova_domain static implementation in case CONFIG_IOMMU_API is not set v1 -> v2: - moved from vfio API to IOMMU API --- drivers/iommu/Kconfig | 8 +++ drivers/iommu/Makefile | 1 + drivers/iommu/dma-reserved-iommu.c | 99 ++++++++++++++++++++++++++++++++++++++ include/linux/dma-reserved-iommu.h | 59 +++++++++++++++++++++++ 4 files changed, 167 insertions(+) create mode 100644 drivers/iommu/dma-reserved-iommu.c create mode 100644 include/linux/dma-reserved-iommu.h -- 1.9.1 diff --git a/drivers/iommu/Kconfig b/drivers/iommu/Kconfig index dd1dc39..a5a1530 100644 --- a/drivers/iommu/Kconfig +++ b/drivers/iommu/Kconfig @@ -74,6 +74,12 @@ config IOMMU_DMA select IOMMU_IOVA select NEED_SG_DMA_LENGTH +# IOMMU reserved IOVA mapping (MSI doorbell) +config IOMMU_DMA_RESERVED + bool + select IOMMU_API + select IOMMU_IOVA + config FSL_PAMU bool "Freescale IOMMU support" depends on PPC32 @@ -307,6 +313,7 @@ config SPAPR_TCE_IOMMU config ARM_SMMU bool "ARM Ltd. System MMU (SMMU) Support" depends on (ARM64 || ARM) && MMU + select IOMMU_DMA_RESERVED select IOMMU_API select IOMMU_IO_PGTABLE_LPAE select ARM_DMA_USE_IOMMU if ARM @@ -320,6 +327,7 @@ config ARM_SMMU config ARM_SMMU_V3 bool "ARM Ltd. System MMU Version 3 (SMMUv3) Support" depends on ARM64 && PCI + select IOMMU_DMA_RESERVED select IOMMU_API select IOMMU_IO_PGTABLE_LPAE select GENERIC_MSI_IRQ_DOMAIN diff --git a/drivers/iommu/Makefile b/drivers/iommu/Makefile index c6edb31..6c9ae99 100644 --- a/drivers/iommu/Makefile +++ b/drivers/iommu/Makefile @@ -2,6 +2,7 @@ obj-$(CONFIG_IOMMU_API) += iommu.o obj-$(CONFIG_IOMMU_API) += iommu-traces.o obj-$(CONFIG_IOMMU_API) += iommu-sysfs.o obj-$(CONFIG_IOMMU_DMA) += dma-iommu.o +obj-$(CONFIG_IOMMU_DMA_RESERVED) += dma-reserved-iommu.o obj-$(CONFIG_IOMMU_IO_PGTABLE) += io-pgtable.o obj-$(CONFIG_IOMMU_IO_PGTABLE_ARMV7S) += io-pgtable-arm-v7s.o obj-$(CONFIG_IOMMU_IO_PGTABLE_LPAE) += io-pgtable-arm.o diff --git a/drivers/iommu/dma-reserved-iommu.c b/drivers/iommu/dma-reserved-iommu.c new file mode 100644 index 0000000..2562af0 --- /dev/null +++ b/drivers/iommu/dma-reserved-iommu.c @@ -0,0 +1,99 @@ +/* + * Reserved IOVA Management + * + * Copyright (c) 2015 Linaro Ltd. + * www.linaro.org + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + */ + +#include +#include + +struct reserved_iova_domain { + struct iova_domain *iovad; + int prot; /* iommu protection attributes to be obeyed */ +}; + +int iommu_alloc_reserved_iova_domain(struct iommu_domain *domain, + dma_addr_t iova, size_t size, int prot, + unsigned long order) +{ + unsigned long granule, mask, flags; + struct reserved_iova_domain *rid; + int ret = 0; + + granule = 1UL << order; + mask = granule - 1; + if (iova & mask || (!size) || (size & mask)) + return -EINVAL; + + rid = kzalloc(sizeof(struct reserved_iova_domain), GFP_KERNEL); + if (!rid) + return -ENOMEM; + + rid->iovad = kzalloc(sizeof(struct iova_domain), GFP_KERNEL); + if (!rid->iovad) { + kfree(rid); + return -ENOMEM; + } + + iova_cache_get(); + + init_iova_domain(rid->iovad, granule, + iova >> order, (iova + size - 1) >> order); + + spin_lock_irqsave(&domain->reserved_lock, flags); + + if (domain->reserved_iova_cookie) { + ret = -EEXIST; + goto unlock; + } + + domain->reserved_iova_cookie = rid; + +unlock: + spin_unlock_irqrestore(&domain->reserved_lock, flags); + if (ret) { + put_iova_domain(rid->iovad); + kfree(rid->iovad); + kfree(rid); + iova_cache_put(); + } + return ret; +} +EXPORT_SYMBOL_GPL(iommu_alloc_reserved_iova_domain); + +void iommu_free_reserved_iova_domain(struct iommu_domain *domain) +{ + struct reserved_iova_domain *rid; + unsigned long flags; + int ret = 0; + + spin_lock_irqsave(&domain->reserved_lock, flags); + + rid = (struct reserved_iova_domain *)domain->reserved_iova_cookie; + if (!rid) { + ret = -EINVAL; + goto unlock; + } + + domain->reserved_iova_cookie = NULL; +unlock: + spin_unlock_irqrestore(&domain->reserved_lock, flags); + if (!ret) { + put_iova_domain(rid->iovad); + kfree(rid->iovad); + kfree(rid); + iova_cache_put(); + } +} +EXPORT_SYMBOL_GPL(iommu_free_reserved_iova_domain); diff --git a/include/linux/dma-reserved-iommu.h b/include/linux/dma-reserved-iommu.h new file mode 100644 index 0000000..01ec385 --- /dev/null +++ b/include/linux/dma-reserved-iommu.h @@ -0,0 +1,59 @@ +/* + * Copyright (c) 2015 Linaro Ltd. + * www.linaro.org + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + */ +#ifndef __DMA_RESERVED_IOMMU_H +#define __DMA_RESERVED_IOMMU_H + +#include +#include + +struct iommu_domain; + +#ifdef CONFIG_IOMMU_DMA_RESERVED + +/** + * iommu_alloc_reserved_iova_domain: allocate the reserved iova domain + * + * @domain: iommu domain handle + * @iova: base iova address + * @size: iova window size + * @prot: protection attribute flags + * @order: page order + */ +int iommu_alloc_reserved_iova_domain(struct iommu_domain *domain, + dma_addr_t iova, size_t size, int prot, + unsigned long order); + +/** + * iommu_free_reserved_iova_domain: free the reserved iova domain + * + * @domain: iommu domain handle + */ +void iommu_free_reserved_iova_domain(struct iommu_domain *domain); + +#else + +static inline int +iommu_alloc_reserved_iova_domain(struct iommu_domain *domain, + dma_addr_t iova, size_t size, int prot, + unsigned long order) +{ + return -ENOENT; +} + +static inline void +iommu_free_reserved_iova_domain(struct iommu_domain *domain) {} + +#endif /* CONFIG_IOMMU_DMA_RESERVED */ +#endif /* __DMA_RESERVED_IOMMU_H */