From patchwork Tue Apr 19 16:56:29 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Auger Eric X-Patchwork-Id: 66116 Delivered-To: patches@linaro.org Received: by 10.140.93.198 with SMTP id d64csp1968750qge; Tue, 19 Apr 2016 09:56:59 -0700 (PDT) X-Received: by 10.194.16.8 with SMTP id b8mr4131882wjd.51.1461085013038; Tue, 19 Apr 2016 09:56:53 -0700 (PDT) Return-Path: Received: from mail-wm0-x235.google.com (mail-wm0-x235.google.com. [2a00:1450:400c:c09::235]) by mx.google.com with ESMTPS id g19si1162851wjn.151.2016.04.19.09.56.52 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 19 Apr 2016 09:56:53 -0700 (PDT) Received-SPF: pass (google.com: domain of eric.auger@linaro.org designates 2a00:1450:400c:c09::235 as permitted sender) client-ip=2a00:1450:400c:c09::235; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: domain of eric.auger@linaro.org designates 2a00:1450:400c:c09::235 as permitted sender) smtp.mailfrom=eric.auger@linaro.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: by mail-wm0-x235.google.com with SMTP id v188so170473274wme.1 for ; Tue, 19 Apr 2016 09:56:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2sW2onO0OgAk2H9R6KN5bpkVdnkFlK/Uxb8j8QfJTgM=; b=SCDXBIOlj05x935cgExp59/STLxr/lvYuOoFP9dSqvkAwv49HFJd5SISKilpLv2R0G ECCsghCxGZ3/g0C2uAA/Ayg5mGx6hei8Ld/mqLlRzD4mAnAqwpLYSkay393cy1jH8YUa ayxQqNvkSb2hjgf3vtvEBHkIawvBmBjCd3dvw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2sW2onO0OgAk2H9R6KN5bpkVdnkFlK/Uxb8j8QfJTgM=; b=Ddhpr7DVYELDL0MXecHr3SGQPJ0LOEqHI8GOU83beaENnNy05jIjx/aynnRUprsAVw Pk8qjj0gaWttgat2Oy33VXNYgiuGZZ6O44y3fqXoLv/21E2YcTXjvW7heRtE+adV0P/T VkDR6QSgOd3W4WVQ5RJ9LNII+WTCwxzFhynca/qzwtHPANLoIQJnznBwtblzwN47PxMP w0C3DsDaTQEJ73K28jL1GNE+HJR6O/9uLgxgIzyk3ZzydsiEhvfWNgmV3E6DEWE5JvD2 LJWKdKCCsKZ6K+5ud1iYd+XwpRaicRNddUJqnioOJD02bgzk+0vDiCYrZJAaBafn2EoY 1+tQ== X-Gm-Message-State: AOPr4FUHe+eDjevS4oZSQfRqu1Rkw/SFs0G94HedXCWSXlcq5CbtrGttUbEk+23vk/Hc5g9moZM= X-Received: by 10.28.140.12 with SMTP id o12mr25348087wmd.19.1461085012679; Tue, 19 Apr 2016 09:56:52 -0700 (PDT) Return-Path: Received: from new-host-34.home (LMontsouris-657-1-37-90.w80-11.abo.wanadoo.fr. [80.11.198.90]) by smtp.gmail.com with ESMTPSA id x2sm1169329wjr.33.2016.04.19.09.56.51 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 19 Apr 2016 09:56:51 -0700 (PDT) From: Eric Auger To: eric.auger@st.com, eric.auger@linaro.org, robin.murphy@arm.com, alex.williamson@redhat.com, will.deacon@arm.com, joro@8bytes.org, tglx@linutronix.de, jason@lakedaemon.net, marc.zyngier@arm.com, christoffer.dall@linaro.org, linux-arm-kernel@lists.infradead.org Cc: patches@linaro.org, linux-kernel@vger.kernel.org, Bharat.Bhushan@freescale.com, pranav.sawargaonkar@gmail.com, p.fedin@samsung.com, iommu@lists.linux-foundation.org, Jean-Philippe.Brucker@arm.com, julien.grall@arm.com Subject: [PATCH v7 05/10] iommu/dma-reserved-iommu: reserved binding rb-tree and helpers Date: Tue, 19 Apr 2016 16:56:29 +0000 Message-Id: <1461084994-2355-6-git-send-email-eric.auger@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1461084994-2355-1-git-send-email-eric.auger@linaro.org> References: <1461084994-2355-1-git-send-email-eric.auger@linaro.org> we will need to track which host physical addresses are mapped to reserved IOVA. In that prospect we introduce a new RB tree indexed by physical address. This RB tree only is used for reserved IOVA bindings. It is expected this RB tree will contain very few bindings. Those generally correspond to single page mapping one MSI frame (GICv2m frame or ITS GITS_TRANSLATER frame). Signed-off-by: Eric Auger --- v5 -> v6: - add comment about @d->reserved_lock to be held v3 -> v4: - that code was formerly in "iommu/arm-smmu: add a reserved binding RB tree" --- drivers/iommu/dma-reserved-iommu.c | 63 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 63 insertions(+) -- 1.9.1 diff --git a/drivers/iommu/dma-reserved-iommu.c b/drivers/iommu/dma-reserved-iommu.c index 2562af0..f6fa18e 100644 --- a/drivers/iommu/dma-reserved-iommu.c +++ b/drivers/iommu/dma-reserved-iommu.c @@ -23,6 +23,69 @@ struct reserved_iova_domain { int prot; /* iommu protection attributes to be obeyed */ }; +struct iommu_reserved_binding { + struct kref kref; + struct rb_node node; + struct iommu_domain *domain; + phys_addr_t addr; + dma_addr_t iova; + size_t size; +}; + +/* Reserved binding RB-tree manipulation */ + +/* @d->reserved_lock must be held */ +static struct iommu_reserved_binding *find_reserved_binding( + struct iommu_domain *d, + phys_addr_t start, size_t size) +{ + struct rb_node *node = d->reserved_binding_list.rb_node; + + while (node) { + struct iommu_reserved_binding *binding = + rb_entry(node, struct iommu_reserved_binding, node); + + if (start + size <= binding->addr) + node = node->rb_left; + else if (start >= binding->addr + binding->size) + node = node->rb_right; + else + return binding; + } + + return NULL; +} + +/* @d->reserved_lock must be held */ +static void link_reserved_binding(struct iommu_domain *d, + struct iommu_reserved_binding *new) +{ + struct rb_node **link = &d->reserved_binding_list.rb_node; + struct rb_node *parent = NULL; + struct iommu_reserved_binding *binding; + + while (*link) { + parent = *link; + binding = rb_entry(parent, struct iommu_reserved_binding, + node); + + if (new->addr + new->size <= binding->addr) + link = &(*link)->rb_left; + else + link = &(*link)->rb_right; + } + + rb_link_node(&new->node, parent, link); + rb_insert_color(&new->node, &d->reserved_binding_list); +} + +/* @d->reserved_lock must be held */ +static void unlink_reserved_binding(struct iommu_domain *d, + struct iommu_reserved_binding *old) +{ + rb_erase(&old->node, &d->reserved_binding_list); +} + int iommu_alloc_reserved_iova_domain(struct iommu_domain *domain, dma_addr_t iova, size_t size, int prot, unsigned long order)