From patchwork Thu Apr 21 11:04:19 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 66358 Delivered-To: patch@linaro.org Received: by 10.140.93.198 with SMTP id d64csp73064qge; Thu, 21 Apr 2016 04:04:57 -0700 (PDT) X-Received: by 10.98.28.20 with SMTP id c20mr4867422pfc.61.1461236697290; Thu, 21 Apr 2016 04:04:57 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t20si148170pfa.119.2016.04.21.04.04.57; Thu, 21 Apr 2016 04:04:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752154AbcDULEu (ORCPT + 29 others); Thu, 21 Apr 2016 07:04:50 -0400 Received: from mail-wm0-f41.google.com ([74.125.82.41]:38339 "EHLO mail-wm0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752044AbcDULEp (ORCPT ); Thu, 21 Apr 2016 07:04:45 -0400 Received: by mail-wm0-f41.google.com with SMTP id u206so126273340wme.1 for ; Thu, 21 Apr 2016 04:04:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=lqqqNCbDXDpI0Ea8a8T69Oths04E05Ftw55WSTdYT+w=; b=KAYymnJzeZKk7xDsekQ6pIZY0U6VeQrUSwcxBceUZzC5PHfXxJ2f2BUpHttUZ3uuU8 eJn7B3teNLqWTTwIFhny88o4bLh2PvVegW7h0NH7Q6CEQquSjY+buvR1bCINItuMT5ky LC7CbPtFGJ1uoIYK6MIViCzQShpDliURqw0V0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=lqqqNCbDXDpI0Ea8a8T69Oths04E05Ftw55WSTdYT+w=; b=bYsdbPqmRWW92N/zREuR/ACdlMu4R/1cfRLpNth254aLo5PbHbzJ+WW+lO9FQuZypT qpGTwj1i8CwFVi15HuDp4y38KpN84xMz6/Lcr1J1xyHGiyztv5/W7ZIxatgZXWLzmbFT x73eo010ddqI8oE+exZfZVlcpqrQCQIuBLA4dZtlS4BNLEVczKoOrEU5mdIx7jq5XmiM VJBENrsqe8c4SaKNtY5A7U+1bGVhi+NDtpbcsbvyhPgKtS4518p5sx5yZlgKWr4Ujs/Q Zx7hgw+gB0c7agEC4Hzeg6GoI4w4e2NfcI8Cg2gEhVZnRgWrdDm0nAuaJHatqnFg7R6U /u7w== X-Gm-Message-State: AOPr4FXUPz1ixwjGqbbdFWbNSv75+YEzyHqo6yMHPMV521kNvmRU9utzf/FzbxpyK/9q1RL4 X-Received: by 10.194.104.135 with SMTP id ge7mr13575247wjb.15.1461236683602; Thu, 21 Apr 2016 04:04:43 -0700 (PDT) Received: from localhost.localdomain (cpc84787-aztw28-2-0-cust15.18-1.cable.virginm.net. [82.37.140.16]) by smtp.gmail.com with ESMTPSA id v143sm9184279wmv.4.2016.04.21.04.04.42 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 21 Apr 2016 04:04:42 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com, vinod.koul@intel.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, arnd@arndb.de, broonie@kernel.org, ludovic.barre@st.com Subject: [PATCH 02/18] dmaengine: st_fdma: Add STMicroelectronics FDMA driver header file Date: Thu, 21 Apr 2016 12:04:19 +0100 Message-Id: <1461236675-10176-3-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1461236675-10176-1-git-send-email-peter.griffin@linaro.org> References: <1461236675-10176-1-git-send-email-peter.griffin@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Signed-off-by: Ludovic Barre Signed-off-by: Peter Griffin --- drivers/dma/st_fdma.h | 281 ++++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 281 insertions(+) create mode 100644 drivers/dma/st_fdma.h -- 1.9.1 diff --git a/drivers/dma/st_fdma.h b/drivers/dma/st_fdma.h new file mode 100644 index 0000000..746aee0 --- /dev/null +++ b/drivers/dma/st_fdma.h @@ -0,0 +1,281 @@ +/* + * st_fdma.h + * + * Copyright (C) 2014 STMicroelectronics + * Author: Ludovic Barre + * License terms: GNU General Public License (GPL), version 2 + */ +#ifndef __DMA_ST_FDMA_H +#define __DMA_ST_FDMA_H + +#include +#include + +#include "virt-dma.h" + +#define ST_FDMA_NR_DREQS 32 +#define EM_SLIM 102 /* No official SLIM ELF ID */ +#define FW_NAME_SIZE 30 + +enum { + CLK_SLIM, + CLK_HI, + CLK_LOW, + CLK_IC, + CLK_MAX_NUM, +}; + +#define NAME_SZ 10 + +struct st_fdma_ram { + char name[NAME_SZ]; + u32 offset; + u32 size; +}; + +/** + * struct st_fdma_generic_node - Free running/paced generic node + * + * @length: Length in bytes of a line in a 2D mem to mem + * @sstride: Stride, in bytes, between source lines in a 2D data move + * @dstride: Stride, in bytes, between destination lines in a 2D data move + */ +struct st_fdma_generic_node { + u32 length; + u32 sstride; + u32 dstride; +}; + +/** + * struct st_fdma_hw_node - Node structure used by fdma hw + * + * @next: Pointer to next node + * @control: Transfer Control Parameters + * @nbytes: Number of Bytes to read + * @saddr: Source address + * @daddr: Destination address + * + * @generic: generic node for free running/paced transfert type + * 2 others transfert type are possible, but not yet implemented + * + * The NODE structures must be aligned to a 32 byte boundary + */ +struct st_fdma_hw_node { + u32 next; + u32 control; + u32 nbytes; + u32 saddr; + u32 daddr; + union { + struct st_fdma_generic_node generic; + }; +} __aligned(32); + +/* + * node control parameters + */ +#define NODE_CTRL_REQ_MAP_MASK GENMASK(4, 0) +#define NODE_CTRL_REQ_MAP_FREE_RUN 0x0 +#define NODE_CTRL_REQ_MAP_DREQ(n) ((n) & NODE_CTRL_REQ_MAP_MASK) +#define NODE_CTRL_REQ_MAP_EXT NODE_CTRL_REQ_MAP_MASK +#define NODE_CTRL_SRC_MASK GENMASK(6, 5) +#define NODE_CTRL_SRC_STATIC BIT(5) +#define NODE_CTRL_SRC_INCR BIT(6) +#define NODE_CTRL_DST_MASK GENMASK(8, 7) +#define NODE_CTRL_DST_STATIC BIT(7) +#define NODE_CTRL_DST_INCR BIT(8) +#define NODE_CTRL_SECURE BIT(15) +#define NODE_CTRL_PAUSE_EON BIT(30) +#define NODE_CTRL_INT_EON BIT(31) + +/** + * struct st_fdma_sw_node - descriptor structure for link list + * + * @pdesc: Physical address of desc + * @node: link used for putting this into a channel queue + */ +struct st_fdma_sw_node { + dma_addr_t pdesc; + struct st_fdma_hw_node *desc; +}; + +struct st_fdma_driverdata { + const struct st_fdma_ram *fdma_mem; + u32 num_mem; + u32 id; + char name[NAME_SZ]; +}; + +struct st_fdma_desc { + struct virt_dma_desc vdesc; + struct st_fdma_chan *fchan; + bool iscyclic; + unsigned int n_nodes; + struct st_fdma_sw_node node[]; +}; + +enum st_fdma_type { + ST_FDMA_TYPE_FREE_RUN, + ST_FDMA_TYPE_PACED, +}; + +struct st_fdma_cfg { + struct device_node *of_node; + enum st_fdma_type type; + dma_addr_t dev_addr; + enum dma_transfer_direction dir; + int req_line; /* request line */ + long req_ctrl; /* Request control */ +}; + +struct st_fdma_chan { + struct st_fdma_dev *fdev; + struct dma_pool *node_pool; + struct dma_slave_config scfg; + struct st_fdma_cfg cfg; + + int dreq_line; + + struct virt_dma_chan vchan; + struct st_fdma_desc *fdesc; + enum dma_status status; +}; + +struct st_fdma_dev { + struct device *dev; + const struct st_fdma_driverdata *drvdata; + struct dma_device dma_device; + + void __iomem *io_base; + struct resource *io_res; + struct clk *clks[CLK_MAX_NUM]; + + struct st_fdma_chan *chans; + + spinlock_t dreq_lock; + unsigned long dreq_mask; + + u32 nr_channels; + char fw_name[FW_NAME_SIZE]; + + atomic_t fw_loaded; +}; + +/* Registers*/ +/* FDMA interface */ +#define FDMA_ID_OFST 0x00000 +#define FDMA_VER_OFST 0x00004 + +#define FDMA_EN_OFST 0x00008 +#define FDMA_EN_RUN BIT(0) + +#define FDMA_CLK_GATE_OFST 0x0000C +#define FDMA_CLK_GATE_DIS BIT(0) +#define FDMA_CLK_GATE_RESET BIT(2) + +#define FDMA_SLIM_PC_OFST 0x00020 + +#define FDMA_REV_ID_OFST 0x10000 +#define FDMA_REV_ID_MIN_MASK GENMASK(15, 8) +#define FDMA_REV_ID_MIN(id) ((id & FDMA_REV_ID_MIN_MASK) >> 8) +#define FDMA_REV_ID_MAJ_MASK GENMASK(23, 16) +#define FDMA_REV_ID_MAJ(id) ((id & FDMA_REV_ID_MAJ_MASK) >> 16) + +#define FDMA_STBUS_SYNC_OFST 0x17F88 +#define FDMA_STBUS_SYNC_DIS BIT(0) + +#define FDMA_CMD_STA_OFST 0x17FC0 +#define FDMA_CMD_SET_OFST 0x17FC4 +#define FDMA_CMD_CLR_OFST 0x17FC8 +#define FDMA_CMD_MASK_OFST 0x17FCC +#define FDMA_CMD_START(ch) (0x1 << (ch << 1)) +#define FDMA_CMD_PAUSE(ch) (0x2 << (ch << 1)) +#define FDMA_CMD_FLUSH(ch) (0x3 << (ch << 1)) + +#define FDMA_INT_STA_OFST 0x17FD0 +#define FDMA_INT_STA_CH 0x1 +#define FDMA_INT_STA_ERR 0x2 + +#define FDMA_INT_SET_OFST 0x17FD4 +#define FDMA_INT_CLR_OFST 0x17FD8 +#define FDMA_INT_MASK_OFST 0x17FDC + +#define fdma_read(fdev, name) \ + readl_relaxed((fdev)->io_base + FDMA_##name##_OFST) + +#define fdma_write(fdev, val, name) \ + writel_relaxed((val), (fdev)->io_base + FDMA_##name##_OFST) + +/* fchan interface */ +#define FDMA_CH_CMD_OFST 0x10200 +#define FDMA_CH_CMD_STA_MASK GENMASK(1, 0) +#define FDMA_CH_CMD_STA_IDLE (0x0) +#define FDMA_CH_CMD_STA_START (0x1) +#define FDMA_CH_CMD_STA_RUNNING (0x2) +#define FDMA_CH_CMD_STA_PAUSED (0x3) +#define FDMA_CH_CMD_ERR_MASK GENMASK(4, 2) +#define FDMA_CH_CMD_ERR_INT (0x0 << 2) +#define FDMA_CH_CMD_ERR_NAND (0x1 << 2) +#define FDMA_CH_CMD_ERR_MCHI (0x2 << 2) +#define FDMA_CH_CMD_DATA_MASK GENMASK(31, 5) +#define fchan_read(fchan, name) \ + readl_relaxed((fchan)->fdev->io_base \ + + (fchan)->vchan.chan.chan_id * 0x4 \ + + FDMA_##name##_OFST) + +#define fchan_write(fchan, val, name) \ + writel_relaxed((val), (fchan)->fdev->io_base \ + + (fchan)->vchan.chan.chan_id * 0x4 \ + + FDMA_##name##_OFST) + +/* req interface */ +#define FDMA_REQ_CTRL_OFST 0x10240 +#define dreq_write(fchan, val, name) \ + writel_relaxed((val), (fchan)->fdev->io_base \ + + fchan->dreq_line * 0x04 \ + + FDMA_##name##_OFST) +/* node interface */ +#define FDMA_NODE_SZ 128 +#define FDMA_PTRN_OFST 0x10800 +#define FDMA_CNTN_OFST 0x10808 +#define FDMA_SADDRN_OFST 0x1080c +#define FDMA_DADDRN_OFST 0x10810 +#define fnode_read(fchan, name) \ + readl_relaxed((fchan)->fdev->io_base \ + + (fchan)->vchan.chan.chan_id * FDMA_NODE_SZ \ + + FDMA_##name##_OFST) + +#define fnode_write(fchan, val, name) \ + writel_relaxed((val), (fchan)->fdev->io_base \ + + (fchan)->vchan.chan.chan_id * FDMA_NODE_SZ \ + + FDMA_##name##_OFST) + +/* + * request control bits + */ +#define REQ_CTRL_NUM_OPS_MASK GENMASK(31, 24) +#define REQ_CTRL_NUM_OPS(n) (REQ_CTRL_NUM_OPS_MASK & ((n) << 24)) +#define REQ_CTRL_INITIATOR_MASK BIT(22) +#define REQ_CTRL_INIT0 (0x0 << 22) +#define REQ_CTRL_INIT1 (0x1 << 22) +#define REQ_CTRL_INC_ADDR_ON BIT(21) +#define REQ_CTRL_DATA_SWAP_ON BIT(17) +#define REQ_CTRL_WNR BIT(14) +#define REQ_CTRL_OPCODE_MASK GENMASK(7, 4) +#define REQ_CTRL_OPCODE_LD_ST1 (0x0 << 4) +#define REQ_CTRL_OPCODE_LD_ST2 (0x1 << 4) +#define REQ_CTRL_OPCODE_LD_ST4 (0x2 << 4) +#define REQ_CTRL_OPCODE_LD_ST8 (0x3 << 4) +#define REQ_CTRL_OPCODE_LD_ST16 (0x4 << 4) +#define REQ_CTRL_OPCODE_LD_ST32 (0x5 << 4) +#define REQ_CTRL_OPCODE_LD_ST64 (0x6 << 4) +#define REQ_CTRL_HOLDOFF_MASK GENMASK(2, 0) +#define REQ_CTRL_HOLDOFF(n) ((n) & REQ_CTRL_HOLDOFF_MASK) + +/* bits used by client to configure request control */ +#define REQ_CTRL_CFG_MASK (REQ_CTRL_HOLDOFF_MASK | REQ_CTRL_DATA_SWAP_ON \ + | REQ_CTRL_INC_ADDR_ON | REQ_CTRL_INITIATOR_MASK) + +bool st_fdma_filter_fn(struct dma_chan *chan, void *param); + +#endif /* __DMA_ST_FDMA_H */