From patchwork Wed Sep 7 10:55:32 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 75628 Delivered-To: patch@linaro.org Received: by 10.140.106.11 with SMTP id d11csp261006qgf; Wed, 7 Sep 2016 03:56:13 -0700 (PDT) X-Received: by 10.66.249.134 with SMTP id yu6mr19006968pac.44.1473245773299; Wed, 07 Sep 2016 03:56:13 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u5si40720749pau.218.2016.09.07.03.56.13; Wed, 07 Sep 2016 03:56:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757149AbcIGK4M (ORCPT + 7 others); Wed, 7 Sep 2016 06:56:12 -0400 Received: from mail-wm0-f54.google.com ([74.125.82.54]:35079 "EHLO mail-wm0-f54.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753674AbcIGKzo (ORCPT ); Wed, 7 Sep 2016 06:55:44 -0400 Received: by mail-wm0-f54.google.com with SMTP id i204so79467174wma.0 for ; Wed, 07 Sep 2016 03:55:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=vX0iY0YInSu7f7s7749+uhDxLupZNn1CD2eTSvOysjY=; b=Gv5/ROVqEdkyA8aBECuoeChtdNosHZOdzuV8MPT8lEBnjHjykclBXAR9z8tF3a7+/x H0Sv3n9FYfKTBghIdhbfMOsPBOXwJxwnNoJaC5Z9RhhNNciiPYxNR4E+h4nrys5VsHMl o4nEEyQyle014kF03gi3kJvIbgqCwqrzZwVJw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=vX0iY0YInSu7f7s7749+uhDxLupZNn1CD2eTSvOysjY=; b=gEB5KsKVe2/6ZUnoNfn30u0fBI4ak/axpJkT3LH1WB3+YORzTH/m6VcrFDw6qdTqBo W3YFDWoyx263dFza0R2SrUL74o9G5UOTmG/+kTpKGD0XMPrRjoFONFSUv5JRXrV2RgPZ JXAqFjLU/lRD+3hu8KFXxblrk+TE+YsrjE0n15586VlE2G6bivqjkFrY+E8h4X28amFR 3Y46CkqA+RnC1lodveZ4XrmZLUZTpYnTWFs9VfWwQiACxY8mfYYX09rSD1vqqu639jYi w19LCHatVunbhSg7zRIfbzSOXOJYtmuUWMGvi6wbxLzOYK169dnuyjalIhLhQ6tcHjaC hnTQ== X-Gm-Message-State: AE9vXwOlubeHtHN1XeaZIyd5M/6RdelTlmVR3/UK0axHo/OfVZtsk0D+TBzh5qgFw/ib1DvY X-Received: by 10.194.164.65 with SMTP id yo1mr9572607wjb.181.1473245743043; Wed, 07 Sep 2016 03:55:43 -0700 (PDT) Received: from localhost.localdomain (host-2-103-180-164.as13285.net. [2.103.180.164]) by smtp.gmail.com with ESMTPSA id lv9sm38247763wjb.22.2016.09.07.03.55.41 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 07 Sep 2016 03:55:42 -0700 (PDT) From: Srinivas Kandagatla To: Kishon Vijay Abraham I Cc: Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH 1/2] dt-bindings: msm8996-pcie-phy: add support for msm8996 pcie phy Date: Wed, 7 Sep 2016 11:55:32 +0100 Message-Id: <1473245733-17260-2-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1473245733-17260-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1473245733-17260-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds bindings for pcie phy on MSM8996. This PHY has 3 Ports, including a common block. Each port is connected to one root complex. Each port has dedicated reset control lines apart from common reset and clocks for common block. Signed-off-by: Srinivas Kandagatla --- .../bindings/phy/qcom-msm8996-pcie-phy.txt | 62 ++++++++++++++++++++++ 1 file changed, 62 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom-msm8996-pcie-phy.txt -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/phy/qcom-msm8996-pcie-phy.txt b/Documentation/devicetree/bindings/phy/qcom-msm8996-pcie-phy.txt new file mode 100644 index 0000000..51930ed --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom-msm8996-pcie-phy.txt @@ -0,0 +1,62 @@ +Qualcomm msm8996 pcie PHY +------------------------ + +Required properties: +- compatible: compatible list, contains "qcom,msm8996-pcie-phy". +- reg: offset and length of the pcie PHY register set; +- #phy-cells: must be one +- clocks: a list of phandles and clock-specifier pairs, one for each entry in + clock-names. +- clock-names: must be "cfg" for phy config clock, + "aux" for phy aux clock, + "ref_clk" for 19.2 MHz ref clk and + "ref_clk_src" reference clock source. + + +- resets: a list of phandles and reset controller specifier pairs, one for + each entry in reset-names. +- reset-names: must be "phy" for reset of pcie phy block and "common" for + phy common reset. + +Required properties: (Child node) +- reg: lane numer of the pcie phy. +- resets: a list of phandles and reset controller specifier pairs, one for + each entry in reset-names. +- reset-names: must be "phy" for reset of pcie phy lane. + +Example: + + pcie_phy: qcom,pciephy@34000 { + compatible = "qcom,msm8996-pcie-phy"; + reg = <0x00034000 0x4000>; + #phy-cells = <1>; + clocks = <&gcc GCC_PCIE_PHY_CFG_AHB_CLK>, + <&gcc GCC_PCIE_PHY_AUX_CLK>, + <&gcc GCC_PCIE_CLKREF_CLK>, + <&rpmcc MSM8996_RPM_SMD_LN_BB_CLK>; + clock-names = "cfg", "aux", "ref_clk", "ref_clk_src"; + + resets = <&gcc GCC_PCIE_PHY_BCR>, + <&gcc GCC_PCIE_PHY_COM_BCR>; + reset-names = "phy", "common"; + + #address-cells = <1>; + #size-cells = <0>; + pcie_phy@0{ + reg = <0>; + resets = <&gcc GCC_PCIE_0_PHY_BCR>; + reset-names = "phy"; + }; + + pcie_phy@1{ + reg = <1>; + resets = <&gcc GCC_PCIE_1_PHY_BCR>; + reset-names = "phy"; + }; + + pcie_phy@2{ + reg = <2>; + resets = <&gcc GCC_PCIE_2_PHY_BCR>; + reset-names = "phy"; + }; + };