diff mbox

[v2,1/4] davinci: omapl138_lcdk: configure pll0

Message ID 20161122171333.30192-2-fparent@baylibre.com
State New
Headers show

Commit Message

Fabien Parent Nov. 22, 2016, 5:13 p.m. UTC
The SPL is not able to boot properly because the PLL0 is not
configured. Configure it.

Signed-off-by: Fabien Parent <fparent@baylibre.com>

---

V1 -> V2
 * New patch

---
 include/configs/omapl138_lcdk.h | 1 +
 1 file changed, 1 insertion(+)

-- 
2.10.2

_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot

Comments

Tom Rini Nov. 22, 2016, 6:03 p.m. UTC | #1
On Tue, Nov 22, 2016 at 06:13:30PM +0100, Fabien Parent wrote:

> The SPL is not able to boot properly because the PLL0 is not

> configured. Configure it.

> 

> Signed-off-by: Fabien Parent <fparent@baylibre.com>

> ---

> 

> V1 -> V2

>  * New patch

> 

> ---

>  include/configs/omapl138_lcdk.h | 1 +

>  1 file changed, 1 insertion(+)

> 

> diff --git a/include/configs/omapl138_lcdk.h b/include/configs/omapl138_lcdk.h

> index 854fc47..ce3a8f4 100644

> --- a/include/configs/omapl138_lcdk.h

> +++ b/include/configs/omapl138_lcdk.h

> @@ -30,6 +30,7 @@

>  #define CONFIG_SYS_TIMERBASE		DAVINCI_TIMER0_BASE

>  #define CONFIG_SYS_HZ_CLOCK		clk_get(DAVINCI_AUXCLK_CLKID)

>  #define CONFIG_SYS_HZ			1000

> +#define CONFIG_SYS_DA850_PLL_INIT

>  #define CONFIG_SKIP_LOWLEVEL_INIT

>  #define CONFIG_SYS_TEXT_BASE		0xc1080000


OK, but.. can you move this to Kconfig and migrate the small handful of
platforms that use it?  That'll be real good progress here, thanks!

-- 
Tom
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
diff mbox

Patch

diff --git a/include/configs/omapl138_lcdk.h b/include/configs/omapl138_lcdk.h
index 854fc47..ce3a8f4 100644
--- a/include/configs/omapl138_lcdk.h
+++ b/include/configs/omapl138_lcdk.h
@@ -30,6 +30,7 @@ 
 #define CONFIG_SYS_TIMERBASE		DAVINCI_TIMER0_BASE
 #define CONFIG_SYS_HZ_CLOCK		clk_get(DAVINCI_AUXCLK_CLKID)
 #define CONFIG_SYS_HZ			1000
+#define CONFIG_SYS_DA850_PLL_INIT
 #define CONFIG_SKIP_LOWLEVEL_INIT
 #define CONFIG_SYS_TEXT_BASE		0xc1080000